March 4, 2026 at 01:29:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 805 0 119 4362 139 5028 84 352 1519 49 4574 6 9 0 85 1 1241 0 125 1526 21 3490 22 373 1421 62 7328 3 8 0 89 2 978 0 75 965 29 3463 19 351 1492 28 7773 3 7 0 90 3 950 0 53 1493 503 3441 25 481 1532 73 7586 14 10 0 77 4 923 0 62 1340 21 4071 19 457 1462 62 8614 5 7 0 88 5 897 0 29 3100 2251 2870 25 383 1633 43 5692 12 7 0 81 6 784 0 530 1080 16 4672 26 410 1490 28 8780 3 7 0 90 7 872 0 948 1990 20 5134 49 364 1425 35 9158 7 9 0 84 March 4, 2026 at 01:29:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10354 0 66 2490 102 919 17 200 1599 58 2980 7 7 0 86 1 7237 0 64 682 45 1121 18 215 901 105 2294 7 26 0 67 2 6322 0 63 520 44 893 24 171 811 37 2895 11 8 0 81 3 6859 0 28 711 375 1039 10 198 1396 85 1937 6 6 0 88 4 6600 0 20 394 6 789 25 155 627 56 2325 11 11 0 78 5 5400 0 34 371 15 861 12 214 902 72 1567 7 4 0 89 6 2017 0 9 370 6 779 14 189 749 62 1952 7 4 0 90 7 3341 0 31 479 27 558 13 132 601 48 2192 6 31 0 63 March 4, 2026 at 01:29:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2190 101 321 0 105 578 0 309 0 2 0 98 1 0 0 10 323 110 260 0 99 522 0 260 0 3 0 97 2 0 0 5 323 111 273 1 95 570 0 3 0 1 0 99 3 30 0 0 461 340 314 0 103 573 0 1064 0 2 0 98 4 0 0 0 140 7 289 0 92 579 0 0 0 2 0 98 5 0 0 0 108 6 259 0 83 546 0 0 0 1 0 99 6 0 0 0 430 1 916 0 97 555 0 300 0 2 0 98 7 0 0 12 106 1 272 0 99 619 0 558 0 2 0 98 March 4, 2026 at 01:29:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 3 2226 101 402 1 124 793 0 310 0 2 0 98 1 0 0 10 690 106 1029 3 126 772 0 259 0 2 0 98 2 0 0 14 379 108 389 3 134 880 0 261 0 2 0 98 3 27 0 0 496 356 372 2 129 797 0 1043 0 2 0 97 4 0 0 0 148 7 339 2 128 757 0 0 0 2 0 98 5 0 0 0 128 3 324 1 109 699 0 0 0 1 0 99 6 0 0 0 127 1 329 3 128 739 0 300 0 2 0 98 7 0 0 0 174 16 402 2 127 785 0 294 0 2 0 98 March 4, 2026 at 01:29:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2174 101 259 0 40 198 0 302 0 1 0 99 1 0 0 10 506 107 533 0 43 190 0 267 0 1 0 99 2 0 0 17 284 104 165 0 35 179 0 276 0 1 0 99 3 0 0 0 235 147 218 1 40 228 0 1038 0 1 0 99 4 0 0 0 121 3 207 0 43 218 0 0 0 1 0 99 5 0 0 0 56 5 107 0 34 194 0 0 0 0 0 100 6 0 0 0 83 1 173 0 38 228 0 300 0 1 0 99 7 0 0 0 74 2 151 0 34 174 0 295 0 1 0 99 March 4, 2026 at 01:29:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2178 101 263 0 36 189 0 306 0 1 0 99 1 0 0 10 383 107 259 0 35 210 0 258 0 2 0 98 2 0 0 17 277 104 151 0 28 174 0 266 0 2 0 98 3 0 0 0 172 107 373 0 31 178 0 1040 0 1 0 99 4 0 0 0 67 2 115 0 26 143 0 0 0 1 0 99 5 0 0 0 54 0 106 0 22 153 0 0 0 1 0 99 6 0 0 0 61 3 117 0 21 181 0 301 0 1 0 99 7 0 0 0 53 2 101 0 30 118 0 294 0 1 0 99 March 4, 2026 at 01:29:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2125 0 13 2263 102 376 3 57 131 27 929 3 3 0 94 1 1005 0 16 490 108 460 6 48 81 19 1020 2 2 0 96 2 1562 0 50 366 113 294 2 49 98 18 1035 1 1 0 98 3 547 0 8 143 1 286 6 35 71 23 1775 1 2 0 98 4 5890 0 7 181 2 372 5 51 191 35 1587 4 5 0 90 5 696 0 10 156 7 311 3 43 67 33 692 1 2 0 98 6 326 0 7 184 3 392 4 53 103 36 1593 1 1 0 98 7 1955 0 8 146 2 287 4 42 113 26 1330 1 1 0 98 March 4, 2026 at 01:29:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2116 103 113 0 5 0 0 304 0 1 0 99 1 32 0 10 325 108 116 0 5 0 0 316 0 0 0 100 2 2 0 31 215 105 10 0 0 3 0 275 0 0 0 100 3 0 0 0 15 1 34 1 1 0 0 1123 0 0 0 100 4 1 0 0 29 3 22 0 2 1 0 9 0 0 0 100 5 2 0 0 19 1 16 0 3 0 0 8 0 0 0 100 6 2 0 7 13 1 6 0 2 0 0 308 0 0 0 100 7 1 0 0 15 2 6 0 0 0 0 295 0 0 0 100 March 4, 2026 at 01:29:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 106 0 9 1 0 306 0 1 0 99 1 0 0 10 309 114 102 0 4 0 0 271 0 0 0 100 2 0 0 17 223 109 18 0 3 0 0 267 0 0 0 100 3 6 0 0 18 3 40 1 3 1 0 1119 0 0 0 100 4 0 0 0 18 2 12 0 0 0 0 0 0 0 0 100 5 0 0 0 8 1 4 0 0 0 0 1 0 0 0 100 6 0 0 0 9 1 4 0 0 0 0 300 0 0 0 100 7 0 0 0 12 3 8 0 1 0 0 295 0 0 0 100 March 4, 2026 at 01:29:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 66 0 17 0 0 303 0 1 0 99 1 0 0 10 301 136 91 0 10 0 0 267 0 0 0 100 2 0 0 17 275 112 70 0 11 0 0 275 0 0 0 100 3 0 0 0 24 4 46 1 4 0 0 1120 0 0 0 100 4 1 0 1 22 2 18 0 0 0 0 9 0 0 0 100 5 0 0 0 14 6 6 0 1 0 0 0 0 0 0 100 6 0 0 0 13 1 14 0 1 0 0 300 0 0 0 100 7 0 0 0 12 2 8 0 1 0 0 294 0 0 0 100 March 4, 2026 at 01:29:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 5 2172 102 205 1 31 57 4 357 0 1 0 99 1 19 0 14 400 115 256 0 30 58 8 314 0 0 0 99 2 19 0 17 274 104 126 0 18 41 5 303 0 0 0 100 3 27 0 7 138 63 274 2 24 55 2 1166 0 1 0 99 4 28 0 14 85 2 145 1 26 72 2 43 0 1 0 99 5 283 0 0 71 15 94 1 14 49 0 108 0 1 0 99 6 5 0 0 72 1 131 1 21 67 1 330 0 0 0 100 7 4 0 9 45 2 76 0 17 38 3 327 0 0 0 100 March 4, 2026 at 01:29:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2113 102 48 0 5 0 0 301 0 1 0 99 1 0 0 14 315 107 106 0 3 1 0 258 0 0 0 100 2 0 0 21 216 105 8 0 0 1 0 267 0 0 0 100 3 0 0 0 12 2 32 1 0 1 0 1066 0 0 0 100 4 0 0 0 25 4 13 0 1 1 0 0 0 0 0 100 5 0 0 0 70 30 60 0 0 1 0 0 0 0 0 100 6 0 0 0 21 3 10 0 2 1 0 300 0 0 0 100 7 0 0 0 15 3 6 0 0 1 0 294 0 0 0 100 March 4, 2026 at 01:29:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 116 0 2 0 0 300 0 1 0 99 1 0 0 10 316 104 108 0 0 0 0 260 0 0 0 100 2 0 0 17 212 104 8 0 1 0 0 266 0 0 0 100 3 0 0 0 9 1 32 1 0 0 0 1062 0 0 0 100 4 0 0 7 20 2 15 0 0 0 0 0 0 0 0 100 5 0 0 0 8 0 2 0 0 0 0 0 0 0 0 100 6 0 0 0 8 1 2 0 0 0 0 300 0 0 0 100 7 0 0 0 12 2 6 0 0 0 0 294 0 0 0 100 March 4, 2026 at 01:29:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 93 0 9 0 0 300 0 1 0 99 1 0 0 10 303 106 91 0 7 0 0 258 0 0 0 100 2 0 0 17 231 111 25 0 3 0 0 266 0 0 0 100 3 0 0 0 18 3 48 0 2 2 0 1060 0 0 0 100 4 0 0 7 20 2 12 0 0 0 0 0 0 0 0 100 5 0 0 0 10 1 4 0 0 0 0 1 0 0 0 100 6 0 0 0 8 1 4 0 1 0 0 300 0 0 0 100 7 0 0 0 10 2 4 0 0 0 0 294 0 0 0 100 March 4, 2026 at 01:29:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 105 0 11 0 0 300 0 1 0 99 1 0 0 10 256 107 50 0 5 0 0 260 0 0 0 100 2 0 0 17 243 116 38 0 3 0 0 273 0 0 0 100 3 0 0 0 43 16 70 1 4 0 0 1068 0 0 0 100 4 0 0 0 28 5 18 0 3 0 0 0 0 0 0 100 5 4 0 0 19 6 12 1 0 0 0 12 0 0 0 100 6 0 0 0 8 1 4 0 0 0 0 300 0 0 0 100 7 0 0 0 12 2 6 0 0 0 0 294 0 0 0 100 March 4, 2026 at 01:29:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 309 0 0 2460 101 642 15 96 90 2 1761 5 2 0 93 1 35 0 3 643 109 687 23 116 132 3 1567 6 1 0 93 2 182 0 325 502 105 591 24 97 102 4 1327 6 1 0 92 3 323 0 0 491 90 708 25 102 136 3 2403 7 1 0 92 4 46 0 0 373 6 594 17 89 101 1 1296 6 1 0 92 5 5254 0 9 312 14 501 13 60 150 11 1488 6 2 0 93 6 782 0 8 346 3 581 16 86 107 7 1937 3 1 0 96 7 133 0 0 263 1 443 12 60 153 3 1395 4 1 0 95 March 4, 2026 at 01:29:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2115 103 18 2 3 2 0 310 0 1 0 99 1 0 0 3 320 147 116 1 7 0 0 10 0 0 0 100 2 0 0 31 223 105 22 0 6 0 0 272 0 0 0 100 3 50 0 0 29 4 58 1 3 1 0 1133 0 0 0 99 4 0 0 0 16 3 6 0 0 0 0 1 0 0 0 100 5 0 0 0 112 7 109 0 3 0 0 8 0 0 0 100 6 1 0 7 16 4 12 0 0 0 0 569 0 0 0 100 7 0 0 0 13 2 8 0 2 0 0 297 0 0 0 100 March 4, 2026 at 01:29:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 91 0 13 0 0 300 0 1 0 99 1 0 0 3 277 117 64 0 6 0 0 0 0 0 0 100 2 0 0 17 253 115 45 0 7 0 0 266 0 0 0 100 3 2 0 0 35 8 58 1 4 1 0 1142 0 0 0 100 4 0 0 0 10 2 2 0 0 0 0 0 0 0 0 100 5 0 0 0 18 0 10 0 0 0 0 0 0 0 0 100 6 0 0 7 10 2 6 0 0 0 0 563 0 0 0 100 7 0 0 0 7 1 2 0 0 0 0 294 0 0 0 100 March 4, 2026 at 01:29:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 101 104 0 8 0 0 300 0 1 0 99 1 0 0 3 248 108 38 0 5 0 0 3 0 0 0 100 2 0 0 17 233 112 27 0 4 0 0 267 0 0 0 100 3 0 0 0 84 34 108 1 3 0 0 1140 0 0 0 100 4 0 0 0 15 2 12 0 1 0 0 0 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 6 0 0 7 9 2 6 0 0 0 0 558 0 0 0 100 7 0 0 0 9 2 4 0 0 0 0 295 0 0 0 100 March 4, 2026 at 01:29:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 3 2124 101 142 2 11 3 3 340 0 1 0 99 1 9 0 4 226 102 24 1 9 0 0 33 0 0 0 100 2 10 0 24 244 107 60 0 8 1 3 336 0 1 0 99 3 48 0 23 127 55 168 1 5 3 6 1189 0 1 0 99 4 7 0 2 39 3 46 2 9 3 7 59 0 0 0 100 5 2 0 2 44 14 36 1 6 11 2 37 0 0 0 100 6 284 0 7 20 2 22 0 3 16 1 670 0 0 0 100 7 13 0 0 16 1 12 0 3 0 0 320 0 0 0 100 March 4, 2026 at 01:29:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2159 101 168 1 21 60 0 299 0 1 0 99 1 0 0 3 385 125 285 0 27 47 0 11 0 0 0 100 2 0 0 17 327 112 167 0 25 59 0 266 0 0 0 100 3 0 0 0 140 70 151 1 16 57 0 1077 0 1 0 99 4 0 0 7 63 2 100 0 15 55 0 18 0 0 0 100 5 0 0 0 44 2 62 0 14 43 0 0 0 0 0 100 6 0 0 7 58 3 99 0 12 48 0 559 0 0 0 100 7 0 0 0 49 1 81 0 10 35 0 294 0 0 0 100 March 4, 2026 at 01:29:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 119 0 15 0 0 300 0 1 0 99 1 0 0 3 267 112 50 0 7 1 0 1 0 0 0 100 2 0 0 17 242 110 32 0 6 1 0 266 0 0 0 100 3 0 0 7 41 15 65 1 2 1 0 1072 0 0 0 99 4 0 0 0 19 4 8 0 2 1 0 0 0 0 0 100 5 0 0 0 15 1 12 0 2 2 0 0 0 0 0 100 6 0 0 7 13 3 6 1 0 1 0 559 0 0 0 100 7 0 0 0 10 2 2 0 0 1 0 294 0 0 0 100 March 4, 2026 at 01:29:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 112 0 5 0 0 298 0 1 0 99 1 0 0 3 213 103 4 0 0 0 0 2 0 0 0 100 2 0 0 17 212 103 6 1 0 0 0 266 0 0 0 100 3 0 0 7 19 6 42 0 0 0 0 1072 0 0 0 100 4 0 0 0 16 4 6 0 1 0 0 0 0 0 0 100 5 0 0 0 70 25 62 0 6 0 0 0 0 0 0 100 6 0 0 7 41 17 40 0 2 0 0 557 0 0 0 100 7 0 0 0 13 1 12 0 1 1 0 294 0 0 0 100 March 4, 2026 at 01:29:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 114 0 4 0 0 294 0 1 0 99 1 0 0 3 210 102 2 0 0 0 0 0 0 0 0 100 2 0 0 17 212 104 8 0 1 0 0 267 0 0 0 100 3 0 0 0 10 2 34 1 0 1 0 1071 0 0 0 100 4 0 0 0 12 3 4 0 0 0 0 0 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 7 73 33 68 0 2 0 0 559 0 0 0 100 7 0 0 0 44 19 40 0 1 0 0 294 0 0 0 100 March 4, 2026 at 01:29:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 414 0 2 2234 101 316 8 41 18 8 994 3 1 0 96 1 141 0 3 373 108 264 2 30 18 2 595 1 0 0 99 2 178 0 157 336 110 210 3 29 11 3 903 1 1 0 98 3 217 0 0 172 6 311 5 24 12 4 2210 2 1 0 98 4 367 0 0 142 14 224 4 24 17 4 349 1 0 0 99 5 21 0 0 129 11 185 1 19 22 2 452 1 0 0 99 6 2417 0 8 94 3 136 5 19 38 6 1192 7 1 0 92 7 3360 0 8 146 17 221 5 21 21 14 1040 4 1 0 96 March 4, 2026 at 01:29:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 144 0 0 3114 102 1651 30 159 116 0 4560 19 4 0 77 1 47 0 2 1461 120 2124 29 202 111 0 4284 10 3 0 87 2 123 0 1292 730 106 946 33 100 99 0 5860 51 3 0 46 3 33 0 14 972 78 1437 49 159 103 0 5787 19 3 0 79 4 105 0 0 1112 7 1810 25 177 121 0 3536 8 3 0 90 5 42 0 0 969 6 1535 21 113 121 0 3316 8 2 0 90 6 11 0 7 838 6 1270 22 126 83 0 3148 8 2 0 90 7 75 0 0 763 3 1150 23 93 146 1 3871 23 2 0 75 March 4, 2026 at 01:29:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 7 0 0 2994 102 1388 40 140 54 2 4209 25 3 0 72 1 5 0 3 1202 111 1567 35 161 28 0 4078 9 3 0 88 2 18 0 1306 962 112 1431 17 115 50 0 3401 8 3 0 89 3 9 0 14 1016 15 1677 41 133 46 0 6207 20 3 0 77 4 7 0 0 795 5 1142 19 87 56 0 4085 21 2 0 77 5 14 0 0 729 11 1007 17 65 38 0 4306 30 2 0 68 6 9 0 7 976 7 1555 36 130 61 0 4308 21 2 0 77 7 4 0 0 819 8 1233 17 83 44 0 3330 12 2 0 86 March 4, 2026 at 01:29:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 3116 103 1669 26 175 44 0 4547 16 4 0 81 1 3 0 3 1141 107 1488 47 176 41 0 4085 14 3 0 84 2 5 0 1304 761 102 1068 21 112 63 0 3950 14 3 0 83 3 16 0 14 983 14 1499 45 129 49 0 4945 31 3 0 66 4 4 0 0 950 9 1495 20 129 43 0 4989 18 3 0 79 5 18 0 0 769 2 1104 22 68 57 0 4510 30 2 0 68 6 18 0 0 1097 10 1790 19 135 67 0 3810 9 2 0 89 7 4 0 7 746 10 1067 13 87 31 0 3463 14 2 0 85 March 4, 2026 at 01:29:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 3067 103 1566 34 122 56 0 4400 31 4 0 66 1 4 0 7 1055 113 1239 46 135 69 0 4719 31 3 0 66 2 2 0 1295 968 114 1418 19 116 41 0 4302 15 3 0 82 3 3 0 14 1196 14 1987 43 164 59 0 4225 7 3 0 90 4 0 0 0 878 10 1275 26 111 43 0 3499 14 2 0 84 5 2 0 0 776 5 1147 17 86 61 0 4208 20 2 0 78 6 4 0 0 767 13 1139 15 100 32 0 3314 11 2 0 87 7 4 0 7 648 5 905 14 67 43 0 3572 16 2 0 82 March 4, 2026 at 01:29:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 13 0 0 2885 101 1155 45 124 30 0 3731 36 3 0 60 1 15 0 5 1204 107 1545 38 149 23 0 3885 16 3 0 82 2 4 0 1360 858 113 1159 29 94 48 0 4811 32 3 0 65 3 3 0 14 1010 13 1637 50 142 42 0 5132 20 3 0 77 4 2 0 0 913 4 1311 25 132 41 0 3048 10 2 0 88 5 1 0 0 794 15 1106 19 82 39 0 3084 11 2 0 87 6 7 0 0 834 10 1254 17 102 51 0 2940 6 2 0 92 7 9 0 7 631 4 851 17 64 31 0 2397 13 2 0 85 March 4, 2026 at 01:29:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 31 2995 103 1438 37 162 106 0 4104 20 3 0 76 1 1 0 3 1123 112 1407 39 171 109 0 5361 23 3 0 74 2 0 0 1291 773 114 1060 21 101 128 0 4204 15 3 0 83 3 2 0 0 1137 58 1819 42 160 123 0 4229 24 3 0 73 4 2 0 21 959 5 1487 32 139 98 0 3661 13 2 0 85 5 2 0 0 760 7 1078 27 78 75 0 3793 18 2 0 80 6 0 0 0 853 8 1301 29 112 110 0 3981 26 2 0 72 7 0 0 0 865 9 1327 10 94 114 0 2936 6 2 0 92 March 4, 2026 at 01:29:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 7 3159 101 1836 27 165 43 0 4295 9 4 0 87 1 3 0 3 1251 110 1702 42 157 65 0 3787 11 3 0 86 2 0 0 1291 789 109 1098 14 112 36 0 4361 7 3 0 90 3 2 0 0 948 7 1462 38 97 52 0 4858 32 3 0 66 4 3 0 14 1012 8 1614 22 125 40 0 3637 8 2 0 90 5 0 0 0 857 10 1267 22 100 42 0 3661 18 2 0 80 6 6 0 0 810 9 1188 40 91 70 0 5748 47 2 0 50 7 5 0 0 569 10 693 18 67 44 0 3336 13 2 0 85 March 4, 2026 at 01:29:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 7 3034 102 1502 28 134 50 0 4989 22 4 0 74 1 3 0 3 1166 104 1494 60 143 107 0 5173 49 3 0 48 2 1 0 1306 957 107 1443 22 112 54 0 4519 13 3 0 84 3 0 0 0 1157 14 1894 41 125 43 0 4724 24 3 0 73 4 3 0 14 911 15 1353 17 125 41 0 4581 7 2 0 90 5 1 0 0 660 1 879 20 87 54 0 2655 6 2 0 92 6 1 0 0 1016 11 1647 19 116 61 0 3572 12 2 0 86 7 0 0 0 630 7 830 20 80 38 0 2605 12 1 0 86 March 4, 2026 at 01:29:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 7 2987 101 1463 23 111 36 0 5085 17 3 0 80 1 1 0 7 997 108 1137 35 132 46 0 4178 26 3 0 72 2 0 0 1294 1013 111 1506 19 103 47 0 4072 11 3 0 86 3 3 0 0 795 4 1181 40 79 49 0 4439 38 2 0 60 4 6 0 14 901 11 1349 26 93 38 0 4513 9 2 0 88 5 1 0 0 904 5 1413 10 79 43 0 3009 9 2 0 89 6 5 0 0 948 22 1523 18 113 63 0 3593 9 2 0 89 7 2 0 0 623 1 851 21 59 43 0 3088 25 1 0 74 March 4, 2026 at 01:29:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2965 103 1375 40 170 33 0 3956 32 3 0 64 1 1 0 5 1308 115 1731 39 166 63 0 3720 10 3 0 87 2 1 0 1290 889 115 1251 29 108 33 0 4028 22 3 0 75 3 1 0 0 817 8 1233 58 137 34 0 4072 37 2 0 60 4 1 0 0 840 12 1251 29 122 35 0 4111 9 2 0 88 5 0 0 14 854 15 1221 22 105 39 0 3232 12 2 0 86 6 2 0 0 742 6 1041 27 110 37 0 2838 13 2 0 85 7 0 0 0 634 3 855 21 69 27 0 2377 7 1 0 92 March 4, 2026 at 01:29:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 7 3041 101 1542 38 135 87 0 4830 26 4 0 70 1 0 0 3 1367 113 1873 53 195 103 0 4439 14 3 0 83 2 2 0 1305 954 105 1411 24 151 98 0 3095 6 3 0 91 3 0 0 0 1039 75 1588 46 154 114 0 5307 22 3 0 75 4 5 0 0 947 11 1434 30 153 111 0 4456 11 3 0 87 5 1 0 14 820 6 1156 27 87 98 0 4314 25 2 0 73 6 4 0 0 1009 2 1638 43 142 110 0 4524 31 2 0 67 7 3 0 0 818 9 1282 16 94 122 0 3280 11 2 0 88 March 4, 2026 at 01:29:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 4 0 0 2966 103 1317 21 148 36 0 3671 11 3 0 85 1 9 0 4 1073 106 1298 34 111 35 0 4721 25 3 0 72 2 0 0 1319 842 114 1185 12 113 32 0 3258 8 3 0 89 3 0 0 0 960 16 1476 45 134 46 0 4627 25 3 0 72 4 2 0 0 721 8 994 41 97 58 0 6080 44 3 0 53 5 0 0 21 833 10 1229 12 110 41 0 3417 7 2 0 91 6 0 0 0 1102 8 1796 33 123 48 0 3182 16 2 0 81 7 0 0 0 884 5 1383 15 80 47 0 2979 6 2 0 93 March 4, 2026 at 01:29:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 3103 102 1602 27 148 53 0 4471 18 3 0 79 1 13 0 2 1272 110 1706 48 167 69 0 4680 25 3 0 72 2 0 0 1348 997 108 1493 27 133 33 1 3505 6 3 0 91 3 0 0 0 957 12 1492 51 134 36 0 4984 39 3 0 58 4 0 0 0 970 9 1519 35 135 64 0 5688 21 3 0 76 5 0 0 0 767 8 1040 19 88 56 0 3224 12 2 0 86 6 0 0 7 890 14 1364 32 116 39 0 4292 20 2 0 78 7 0 0 14 688 6 963 11 73 25 1 2747 5 2 0 93 March 4, 2026 at 01:29:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2937 100 1288 44 129 48 0 5299 45 4 0 51 1 0 0 9 1287 111 1717 28 150 49 0 5108 20 3 0 76 2 3 0 1291 1013 115 1508 23 132 41 0 3292 9 3 0 88 3 4 0 0 951 5 1548 35 143 77 0 6078 25 3 0 72 4 0 0 0 896 17 1316 19 133 35 0 3605 7 2 0 90 5 0 0 0 655 1 918 20 78 39 0 3114 14 2 0 84 6 10 0 7 982 12 1550 28 103 44 0 4490 18 2 0 80 7 1 0 14 747 7 1082 14 67 66 0 2966 5 2 0 93 March 4, 2026 at 01:29:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2926 102 1343 43 131 42 0 4114 40 3 0 57 1 1 0 2 1073 110 1354 40 147 30 0 4345 14 3 0 83 2 0 0 1181 886 117 1254 29 110 30 0 3470 22 3 0 75 3 0 0 0 719 16 995 36 97 38 0 5084 33 2 0 65 4 2 0 0 877 8 1292 18 113 30 0 3015 6 2 0 92 5 0 0 0 842 19 1234 21 76 27 0 2798 13 2 0 85 6 8 0 7 781 4 1200 34 113 37 0 3142 10 2 0 88 7 0 0 14 762 5 1183 17 86 37 0 2943 5 2 0 93 March 4, 2026 at 01:29:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 14 3309 101 2133 29 199 111 0 4624 11 4 0 86 1 0 0 4 1268 114 1709 51 205 119 0 4294 20 3 0 77 2 1 0 1276 952 114 1429 31 125 71 0 3592 14 3 0 83 3 1 0 0 877 68 1294 50 154 136 0 5227 39 3 0 58 4 0 0 0 1076 7 1791 25 167 129 0 4872 11 3 0 87 5 2 0 0 850 5 1267 19 107 92 0 3608 19 2 0 79 6 0 0 0 898 6 1401 25 155 96 0 4351 11 2 0 87 7 1 0 7 667 3 939 27 104 117 0 3453 24 2 0 74 March 4, 2026 at 01:29:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2895 104 1213 28 173 52 0 4230 21 3 0 76 1 2 0 10 1211 113 1590 36 139 62 0 4347 16 3 0 82 2 1 0 1305 1040 125 1531 12 106 31 0 2986 6 3 0 91 3 0 0 0 1039 9 1666 38 135 33 0 4209 13 3 0 84 4 0 0 0 737 7 1023 28 81 44 0 3927 33 2 0 65 5 1 0 0 757 8 1110 16 95 58 0 4254 16 2 0 82 6 0 0 0 815 6 1191 38 115 51 0 5293 32 2 0 66 7 0 0 0 841 8 1291 17 83 34 0 2950 9 2 0 89 March 4, 2026 at 01:29:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 14 2967 101 1346 12 155 35 0 3619 11 3 0 86 1 0 0 10 1333 107 1871 38 153 35 0 4786 19 3 0 78 2 1 0 1334 734 108 942 17 100 49 0 2996 14 3 0 84 3 0 0 0 1033 12 1636 49 130 49 0 4699 26 3 0 71 4 2 0 0 724 12 976 28 90 57 0 4876 39 2 0 59 5 0 0 0 796 7 1209 12 91 30 0 3851 5 2 0 93 6 1 0 0 925 10 1484 40 120 53 0 4537 24 2 0 74 7 0 0 0 717 4 1029 11 75 32 0 3056 5 1 0 94 March 4, 2026 at 01:30:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 3105 101 1671 22 136 41 0 3385 10 3 0 86 1 0 0 10 1185 117 1517 30 137 59 0 3866 11 3 0 87 2 1 0 1319 689 107 912 20 62 64 0 4167 35 3 0 62 3 0 0 7 997 7 1594 33 128 66 0 5003 24 3 0 73 4 0 0 0 879 4 1313 22 125 55 0 3614 13 2 0 85 5 0 0 14 876 18 1323 25 100 60 0 5014 20 2 0 78 6 0 0 0 795 0 1162 21 98 49 0 3285 16 2 0 82 7 0 0 0 754 5 1092 18 67 47 0 3876 13 2 0 85 March 4, 2026 at 01:30:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2997 102 1406 32 124 36 0 3914 28 3 0 69 1 1 0 7 1072 108 1280 38 115 40 0 3884 22 3 0 75 2 2 0 1336 910 117 1326 26 118 38 0 3235 17 3 0 80 3 0 0 7 1083 13 1683 56 173 52 0 4024 9 3 0 88 4 0 0 0 692 7 915 34 100 45 0 3621 25 2 0 73 5 1 0 14 731 18 1004 24 91 37 0 4040 20 2 0 78 6 0 0 0 817 17 1159 40 130 30 0 2892 16 2 0 82 7 2 0 0 776 6 1127 15 66 53 0 3371 8 2 0 90 March 4, 2026 at 01:30:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2936 101 1297 44 110 137 0 5451 43 4 0 53 1 2 0 2 1405 110 2067 43 192 103 0 5054 14 3 0 83 2 0 0 1335 1241 109 1985 51 138 97 0 4998 31 4 0 66 3 0 0 7 953 59 1426 41 143 164 0 5133 30 3 0 68 4 1 0 0 966 13 1484 32 157 93 0 3149 8 2 0 90 5 0 0 14 882 15 1273 17 114 79 0 3803 6 2 0 92 6 0 0 0 817 6 1248 25 136 88 0 2819 5 2 0 93 7 0 0 0 742 7 1041 14 85 81 0 3768 10 2 0 88 March 4, 2026 at 01:30:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 3111 102 1684 24 140 70 0 3503 11 3 0 86 1 2 0 3 1379 113 2004 22 127 46 0 5709 11 3 0 86 2 7 0 1263 906 110 1298 25 95 52 0 4083 26 3 0 72 3 1 0 7 804 12 1203 28 92 76 0 4898 33 2 0 64 4 0 0 0 904 12 1412 20 126 95 0 3771 12 2 0 86 5 1 0 0 736 4 1047 19 90 39 0 2807 10 2 0 88 6 2 0 14 809 9 1263 23 104 54 0 4003 12 2 0 86 7 1 0 0 513 6 612 21 68 60 0 4034 29 2 0 70 March 4, 2026 at 01:30:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2808 101 1003 38 103 64 0 5285 46 3 0 51 1 2 0 3 1384 114 1990 44 164 102 0 5963 20 3 0 77 2 0 0 1291 970 109 1398 20 150 47 0 3289 8 3 0 89 3 6 0 7 881 7 1371 60 126 70 0 5121 33 3 0 64 4 2 0 0 768 1 1141 16 95 44 0 3752 15 2 0 83 5 0 0 0 708 4 970 8 75 75 0 2659 5 2 0 93 6 3 0 14 1101 24 1817 17 115 41 0 4150 10 2 0 87 7 0 0 0 802 6 1222 15 88 36 0 3366 5 2 0 93 March 4, 2026 at 01:30:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 32 0 9 3002 102 1450 27 140 48 0 3650 17 3 0 80 1 3 0 3 1100 115 1383 40 119 43 0 5767 27 3 0 70 2 4 0 1276 1132 110 1818 38 122 28 0 3756 10 3 0 87 3 3 0 7 1027 8 1655 38 150 43 0 3933 6 2 0 92 4 2 0 0 639 4 802 37 83 61 0 4487 43 2 0 55 5 1 0 0 783 3 1054 12 66 27 0 2523 7 2 0 91 6 2 0 14 862 12 1313 38 133 36 0 3705 10 2 0 88 7 1 0 0 809 14 1196 23 66 43 1 3972 25 2 0 73 March 4, 2026 at 01:30:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 3164 104 1768 33 154 30 0 3564 12 4 0 85 1 1 0 3 916 107 961 45 124 26 0 2928 49 2 0 49 2 1 0 1320 968 109 1511 25 128 50 0 4926 8 3 0 89 3 4 0 7 882 14 1289 45 125 52 0 4599 25 2 0 72 4 0 0 0 893 12 1307 27 131 32 0 2850 6 2 0 92 5 0 0 0 690 9 884 22 86 28 0 2520 22 2 0 76 6 0 0 14 898 21 1343 29 117 56 0 3772 16 2 0 82 7 1 0 0 606 5 783 6 65 36 0 2893 8 1 0 91 March 4, 2026 at 01:30:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 21 0 0 3035 100 1489 26 164 100 0 3895 10 3 0 86 1 3 0 3 1226 109 1540 27 142 66 0 3669 12 3 0 85 2 2 0 1291 926 118 1419 29 105 95 0 4818 16 3 0 81 3 6 0 0 1125 58 1772 50 159 152 0 4688 24 3 0 73 4 9 0 0 964 12 1484 35 148 123 0 4607 36 3 0 61 5 7 0 0 609 1 812 29 95 62 0 3997 26 2 0 72 6 5 0 0 1062 4 1767 35 136 84 0 3714 12 2 0 86 7 1 0 21 736 5 1089 17 87 104 0 3971 9 2 0 89 March 4, 2026 at 01:30:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 14 3256 103 1956 37 172 53 0 4740 17 4 0 79 1 1 0 3 1511 108 2119 47 194 39 0 4219 9 3 0 88 2 5 0 1375 751 108 1040 35 112 33 0 5734 28 3 0 69 3 6 0 0 933 8 1468 52 142 72 0 5552 27 3 0 70 4 2 0 0 934 21 1365 16 117 49 0 3688 11 2 0 87 5 1 0 0 791 5 1148 17 80 37 0 3678 14 2 0 84 6 0 0 0 959 9 1490 25 106 30 0 3698 20 2 0 78 7 1 0 7 653 8 865 24 75 43 0 3764 23 2 0 76 March 4, 2026 at 01:30:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2998 103 1398 37 137 66 0 5034 37 4 0 59 1 7 0 2 1313 115 1814 37 159 63 0 4828 16 3 0 81 2 3 0 1279 1089 113 1684 24 118 46 0 4986 16 3 0 81 3 12 0 0 903 12 1354 27 119 57 0 4473 13 3 0 85 4 9 0 0 709 8 1003 29 101 64 0 3882 20 2 0 78 5 3 0 14 798 8 1160 9 82 40 0 2858 5 2 0 93 6 5 0 0 853 9 1325 31 120 55 0 4085 18 2 0 80 7 1 0 7 860 3 1361 17 68 55 0 4361 21 2 0 77 March 4, 2026 at 01:30:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2910 103 1227 15 123 22 0 3341 20 3 0 77 1 0 0 3 1221 112 1599 39 176 61 0 4141 25 3 0 72 2 0 0 1291 921 113 1378 12 125 48 1 4150 6 3 0 91 3 2 0 0 946 8 1514 29 140 29 0 4525 15 3 0 82 4 1 0 0 714 11 932 28 99 22 0 3730 27 2 0 71 5 4 0 14 660 6 875 19 66 40 0 2844 24 2 0 74 6 4 0 0 1004 5 1598 30 131 59 0 3933 17 2 0 80 7 0 0 7 729 16 1026 15 74 41 0 3675 12 2 0 86 March 4, 2026 at 01:30:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 3090 104 1596 35 156 28 0 3427 8 3 0 88 1 0 0 3 1021 111 1189 32 145 31 0 3334 23 2 0 75 2 3 0 1333 927 116 1385 30 83 28 0 4205 13 3 0 84 3 0 0 14 978 16 1492 39 156 57 0 4426 18 3 0 79 4 0 0 0 886 8 1319 24 131 27 0 3711 17 2 0 81 5 4 0 0 713 11 940 28 71 23 0 3125 35 2 0 63 6 1 0 0 884 9 1357 21 106 39 0 3305 12 2 0 86 7 1 0 7 590 7 735 17 67 67 0 3006 19 1 0 80 March 4, 2026 at 01:30:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 8 3133 102 1751 32 176 59 0 3986 11 4 0 86 1 0 0 3 1322 120 1792 38 192 118 0 4706 19 3 0 78 2 3 0 1278 939 114 1442 31 124 103 0 4296 27 3 0 70 3 0 0 14 920 55 1415 48 139 73 0 6181 26 3 0 71 4 0 0 0 774 5 1085 35 153 108 0 4582 27 2 0 71 5 0 0 0 962 5 1519 24 139 121 0 3177 6 2 0 92 6 0 0 0 981 1 1553 25 138 90 0 3378 12 2 0 86 7 0 0 7 623 10 831 16 77 70 0 2951 18 1 0 81 March 4, 2026 at 01:30:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 3044 105 1531 23 146 38 0 4030 10 3 0 86 1 12 0 2 1327 112 1879 32 145 41 0 4533 13 3 0 84 2 4 0 1306 943 105 1388 35 75 39 0 4554 32 3 0 65 3 9 0 14 907 15 1394 17 113 34 0 4334 7 2 0 90 4 3 0 0 931 17 1417 25 117 56 0 4330 16 2 0 82 5 13 0 0 884 4 1342 9 74 61 0 3356 8 2 0 90 6 0 0 0 729 7 1097 14 100 22 0 3059 9 2 0 89 7 24 0 0 553 8 636 34 40 56 0 4868 47 2 0 52 March 4, 2026 at 01:30:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 14 0 7 3084 103 1619 23 169 38 0 3933 9 3 0 87 1 0 0 19 1190 107 1510 30 147 38 0 4464 18 3 0 79 2 56 0 1262 885 114 1232 15 91 22 0 3156 12 3 0 85 3 0 0 0 766 3 1105 41 131 66 0 3719 24 2 0 74 4 28 0 0 807 10 1204 33 126 25 0 4613 18 2 0 79 5 6 0 0 776 14 1145 21 96 47 0 3620 10 2 0 88 6 15 0 0 801 3 1207 27 118 21 0 3198 9 2 0 90 7 1 0 0 576 5 721 28 57 53 0 2407 42 1 0 56 March 4, 2026 at 01:30:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 3020 105 1518 27 129 43 0 4865 30 3 0 66 1 2 0 17 1215 109 1590 27 126 53 0 4704 22 3 0 75 2 0 0 1277 929 108 1357 19 119 42 0 3664 9 3 0 88 3 0 0 0 1123 20 1843 37 142 35 0 4341 8 3 0 89 4 0 0 0 758 6 1119 26 106 37 0 4960 27 2 0 70 5 0 0 0 699 4 978 12 81 46 0 3820 18 2 0 80 6 15 0 0 892 14 1363 29 108 43 0 4460 17 2 0 81 7 3 0 0 669 3 950 19 71 62 0 3026 12 2 0 86 March 4, 2026 at 01:30:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 7 0 7 2970 103 1400 43 149 47 0 4219 23 3 0 74 1 1 0 18 1126 120 1394 33 124 37 0 3542 15 3 0 82 2 0 0 1277 897 116 1286 18 125 61 0 3266 7 3 0 90 3 0 0 0 934 20 1400 41 137 51 0 4252 30 3 0 68 4 1 0 0 771 10 1105 25 125 43 0 4377 22 2 0 75 5 0 0 0 829 12 1204 14 80 57 0 3568 20 2 0 78 6 3 0 0 835 4 1241 31 106 35 0 3220 24 2 0 74 7 1 0 0 697 4 993 6 89 62 0 2441 5 1 0 94 March 4, 2026 at 01:30:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 3113 101 1625 32 192 93 0 4010 15 4 0 81 1 6 0 24 1218 117 1620 33 157 95 0 4598 17 3 0 80 2 0 0 1318 878 111 1263 31 110 105 0 4000 23 3 0 74 3 6 0 0 1088 55 1749 39 158 118 0 4646 17 3 0 80 4 1 0 0 1039 6 1714 25 119 94 0 5150 16 3 0 81 5 0 0 0 841 13 1232 25 110 110 0 4450 25 2 0 72 6 0 0 0 942 3 1471 44 127 108 0 3677 19 2 0 79 7 1 0 0 771 1 1101 20 72 82 0 3244 12 2 0 87 March 4, 2026 at 01:30:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 3066 101 1628 26 151 44 0 3728 12 3 0 84 1 1 0 21 1078 107 1341 50 136 69 0 4919 25 3 0 72 2 0 0 1169 913 108 1331 23 112 79 0 3403 13 3 0 84 3 2 0 0 843 9 1302 36 142 44 0 4032 23 2 0 74 4 1 0 0 750 6 1069 26 108 25 0 4144 28 2 0 69 5 0 0 7 687 13 940 20 75 55 0 3631 19 2 0 80 6 0 0 0 939 6 1502 37 147 66 0 3453 16 2 0 81 7 1 0 0 760 14 1110 19 91 37 0 2733 9 2 0 90 March 4, 2026 at 01:30:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 3077 102 1614 30 162 35 0 3838 9 3 0 88 1 1 0 21 1199 108 1592 28 145 71 0 5054 29 3 0 68 2 0 0 1305 999 105 1568 19 128 35 0 4145 13 3 0 84 3 1 0 14 981 13 1524 31 132 48 0 4515 22 3 0 75 4 17 0 0 966 13 1531 27 116 34 0 6058 26 3 0 72 5 0 0 7 883 5 1326 8 99 72 0 3201 6 2 0 92 6 0 0 0 805 10 1235 20 100 56 0 4228 17 2 0 81 7 2 0 0 601 9 748 20 61 77 0 3900 26 2 0 73 March 4, 2026 at 01:30:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2901 101 1222 28 144 72 0 3892 16 3 0 81 1 1 0 3 1178 110 1593 35 158 48 0 4457 19 3 0 78 2 1 0 1193 1055 109 1658 17 112 56 0 3509 8 3 0 89 3 0 0 14 833 12 1271 48 107 41 0 5380 38 3 0 59 4 0 0 0 999 10 1588 32 120 66 0 5157 25 3 0 72 5 1 0 7 699 7 973 17 92 48 0 4407 22 2 0 76 6 0 0 0 1071 9 1738 23 121 69 0 4137 9 2 0 88 7 0 0 0 683 2 988 13 74 14 0 2905 9 2 0 89 March 4, 2026 at 01:30:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 3049 101 1588 36 137 35 0 3692 18 3 0 79 1 4 0 4 1137 112 1441 28 140 47 0 3763 14 3 0 84 2 5 0 1221 757 106 972 13 83 37 0 3324 15 3 0 82 3 2 0 14 906 12 1431 27 135 31 0 3640 10 2 0 87 4 2 0 0 932 15 1458 18 123 34 0 4585 8 2 0 90 5 5 0 7 771 12 1084 21 71 55 0 3264 22 2 0 76 6 2 0 0 849 24 1273 28 93 18 0 3134 21 2 0 78 7 0 0 0 607 2 831 21 53 65 0 3613 37 2 0 61 March 4, 2026 at 01:30:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 4 0 0 3086 102 1622 29 165 70 0 3719 12 3 0 84 1 6 0 10 1027 107 1181 39 137 101 1 4150 34 3 0 63 2 3 0 1290 1085 116 1662 23 122 88 0 3629 10 3 0 87 3 5 0 14 1047 56 1566 54 141 32 0 4098 20 3 0 77 4 1 0 0 965 13 1489 25 146 99 0 4827 15 3 0 82 5 0 0 0 664 8 846 17 86 111 0 2577 34 2 0 65 6 0 0 0 863 6 1303 28 140 105 0 3021 14 2 0 84 7 3 0 0 717 5 1029 15 100 74 0 2892 7 2 0 92 March 4, 2026 at 01:30:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 3070 103 1596 31 115 41 0 4142 18 3 0 79 1 0 0 4 991 108 1176 43 108 58 0 5547 50 3 0 47 2 0 0 1283 966 113 1479 31 105 55 0 4920 19 3 0 78 3 0 0 14 1000 10 1601 35 136 65 0 4375 20 3 0 77 4 0 0 0 876 12 1302 22 130 45 0 4390 7 2 0 91 5 0 0 0 735 4 1043 13 85 14 0 2396 6 2 0 92 6 0 0 0 851 11 1319 17 100 48 0 3687 14 2 0 84 7 0 0 0 774 6 1158 13 75 56 0 3335 9 2 0 89 March 4, 2026 at 01:30:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 3067 101 1604 23 136 44 0 3340 8 3 0 89 1 0 0 3 1312 118 1802 26 129 89 0 4573 17 3 0 80 2 0 0 1368 871 109 1289 8 92 51 0 3734 11 3 0 86 3 0 0 0 855 6 1251 40 104 33 0 4293 32 3 0 66 4 0 0 14 848 10 1189 28 103 56 0 4873 34 2 0 63 5 0 0 0 818 4 1237 18 100 42 1 5044 12 2 0 86 6 0 0 0 856 6 1301 31 111 50 0 4171 24 2 0 74 7 0 0 0 755 7 1130 7 78 43 0 3371 8 2 0 90 March 4, 2026 at 01:30:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 3101 100 1621 32 142 33 0 4361 21 4 0 75 1 1 0 3 1253 123 1687 43 157 54 0 4638 21 3 0 76 2 3 0 1298 885 116 1247 26 96 49 0 4571 29 3 0 68 3 1 0 0 1111 7 1804 38 159 46 0 4626 11 3 0 86 4 11 0 14 833 6 1221 19 101 31 0 3980 14 2 0 84 5 5 0 0 834 4 1270 19 91 31 0 4363 8 2 0 90 6 13 0 0 686 3 986 23 86 29 0 3568 24 2 0 74 7 15 0 0 745 5 1087 14 70 50 0 3343 17 2 0 82 March 4, 2026 at 01:30:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2970 105 1385 43 163 38 0 4212 25 3 0 71 1 20 0 38 1294 116 1690 52 154 52 0 3857 14 3 0 83 2 2 0 1262 886 108 1281 23 127 29 0 2993 8 3 0 90 3 0 0 0 1023 11 1579 53 133 32 0 3965 17 3 0 80 4 0 0 0 813 10 1143 29 105 29 0 2993 22 2 0 76 5 0 0 14 846 22 1256 28 96 24 0 4422 12 2 0 86 6 4 0 0 683 11 916 27 84 26 0 3183 34 2 0 64 7 1 0 7 658 9 849 22 78 46 0 3352 14 2 0 85 March 4, 2026 at 01:30:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 3227 103 1876 28 178 81 0 4406 10 4 0 86 1 0 0 5 1245 110 1610 36 176 114 0 4718 31 3 0 66 2 0 0 1293 990 107 1464 27 134 121 0 4300 25 3 0 72 3 0 0 0 1122 60 1754 43 158 82 0 5008 30 3 0 67 4 6 0 0 998 17 1569 28 176 136 0 3684 12 2 0 86 5 0 0 14 711 3 1043 12 93 92 0 4193 18 2 0 80 6 0 0 0 903 3 1434 26 139 106 0 4003 14 2 0 84 7 0 0 0 770 11 1146 14 90 101 0 4290 8 2 0 90 March 4, 2026 at 01:30:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 12 0 7 3025 101 1475 24 132 57 0 5708 20 4 0 77 1 1 0 3 1177 115 1479 39 155 52 0 3782 11 3 0 87 2 0 0 1347 902 105 1332 20 112 51 0 3809 20 3 0 77 3 0 0 0 985 12 1529 23 133 73 0 3994 8 3 0 90 4 3 0 0 776 6 1131 18 105 47 0 3942 17 2 0 81 5 1 0 14 750 3 1068 37 75 74 0 4812 37 2 0 61 6 2 0 0 906 16 1374 22 94 43 0 4669 26 2 0 72 7 0 0 0 1085 11 1784 24 85 63 0 4329 11 2 0 87 March 4, 2026 at 01:30:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 3106 103 1660 27 147 51 0 5678 17 4 0 79 1 3 0 3 1106 108 1420 36 126 47 0 4795 37 3 0 60 2 0 0 1318 857 110 1206 17 89 51 0 3981 15 3 0 82 3 2 0 0 1128 9 1890 31 147 91 0 4482 14 3 0 82 4 1 0 0 964 3 1493 22 100 44 0 3991 12 2 0 85 5 4 0 14 768 12 1069 14 87 28 0 2671 10 2 0 88 6 0 0 0 783 12 1117 27 99 40 0 4337 31 2 0 67 7 1 0 0 584 8 742 11 69 64 0 3190 6 1 0 93 March 4, 2026 at 01:30:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 66 0 7 3041 103 1549 22 189 31 0 4950 10 4 0 87 1 6 0 3 1181 108 1516 32 129 75 0 4508 28 3 0 69 2 60 0 1334 809 106 1136 26 110 62 0 2935 10 3 0 88 3 134 0 0 1128 12 1842 30 130 43 0 4081 12 3 0 85 4 0 0 0 961 12 1479 28 94 23 1 4173 25 2 0 73 5 52 0 0 761 5 1066 11 83 32 0 2879 7 2 0 92 6 91 0 0 804 4 1168 41 96 42 1 4613 38 2 0 60 7 0 0 14 617 4 814 15 61 42 0 3657 16 2 0 83 March 4, 2026 at 01:30:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 7 2128 108 140 1 10 0 0 1717 0 1 0 99 1 0 0 3 258 106 45 3 5 0 0 78 2 0 0 98 2 0 0 17 223 104 19 4 2 0 0 25 2 0 0 98 3 0 0 0 75 14 66 3 4 0 0 60 2 0 0 98 4 6 0 0 64 21 58 0 8 1 0 319 0 0 0 100 5 0 0 0 34 12 26 0 0 0 0 20 0 0 0 100 6 1 0 0 21 3 18 0 3 0 0 122 1 0 0 99 7 0 0 14 20 3 14 2 2 0 1 563 0 0 0 100 March 4, 2026 at 01:30:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2196 105 306 1 22 59 0 1690 0 1 0 99 1 0 0 3 345 111 170 0 22 55 0 0 0 0 0 100 2 0 0 3 242 103 57 0 14 46 0 0 0 0 0 100 3 0 0 0 96 47 83 0 14 66 0 0 0 0 0 100 4 0 0 0 51 4 83 0 16 52 0 300 0 0 0 100 5 0 0 0 51 5 79 0 12 39 0 9 0 0 0 100 6 0 0 0 51 0 96 0 15 53 0 0 0 0 0 100 7 0 0 14 41 4 69 0 7 43 0 559 0 0 0 100 March 4, 2026 at 01:30:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2119 107 116 1 5 0 0 1695 0 1 0 99 1 0 0 3 256 106 48 0 6 1 0 1 0 0 0 100 2 0 0 3 218 106 14 0 2 0 0 1 0 0 0 100 3 0 0 0 83 33 82 0 12 0 0 2 0 0 0 100 4 0 0 0 29 9 20 1 2 0 0 301 0 0 0 100 5 0 0 0 36 12 35 0 3 1 0 10 0 0 0 100 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 100 7 0 0 14 11 3 8 0 1 0 0 560 0 0 0 100 March 4, 2026 at 01:30:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2109 104 68 0 2 0 0 1689 0 1 0 99 1 0 0 3 249 101 38 0 0 0 0 0 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 0 0 0 0 100 3 0 0 0 109 33 103 0 3 0 0 0 0 0 0 100 4 0 0 0 50 21 42 0 1 0 0 300 0 0 0 100 5 0 0 0 17 5 12 0 0 0 0 8 0 0 0 100 6 0 0 0 6 0 2 0 1 0 0 0 0 0 0 100 7 0 0 14 11 3 10 0 1 0 0 561 0 0 0 100 March 4, 2026 at 01:30:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 22 2131 106 122 1 18 3 5 1685 0 1 0 98 1 6 0 19 253 104 49 0 10 0 4 40 0 0 0 100 2 12 0 3 224 104 25 0 5 2 5 17 0 0 0 100 3 27 0 0 89 2 94 3 4 5 3 26 0 0 0 100 4 15 0 4 101 39 98 2 6 1 2 356 0 0 0 100 5 3 0 2 28 5 16 0 3 5 1 48 0 0 0 100 6 286 0 5 24 1 34 1 7 12 3 108 0 0 0 100 7 13 0 18 26 4 24 1 4 2 2 592 0 0 0 100 March 4, 2026 at 01:30:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2118 105 145 3 13 0 0 1632 0 1 0 99 1 0 0 3 301 122 89 0 10 0 0 0 0 0 0 100 2 0 0 6 240 109 32 0 6 0 0 8 0 0 0 100 3 0 0 0 12 1 6 0 0 0 0 22 0 0 0 100 4 1 0 1 20 3 10 0 1 0 0 310 0 0 0 100 5 0 0 0 14 6 2 0 0 0 0 0 0 0 0 100 6 0 0 0 13 1 10 0 2 0 0 0 0 0 0 100 7 0 0 21 23 3 29 0 3 0 0 568 0 0 0 100 March 4, 2026 at 01:30:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2116 105 150 1 2 0 0 1631 0 1 0 99 1 0 0 10 225 102 19 0 1 0 0 9 0 0 0 100 2 0 0 3 306 103 99 0 2 1 0 0 0 0 0 100 3 0 0 0 10 1 4 0 0 0 0 2 0 0 0 100 4 0 0 0 16 3 8 1 0 3 0 300 0 0 0 100 5 0 0 0 9 0 6 0 1 2 0 0 0 0 0 100 6 0 0 0 10 1 6 0 0 0 0 18 0 0 0 100 7 0 0 14 15 3 12 0 1 1 0 561 0 0 0 100 March 4, 2026 at 01:30:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2113 104 143 0 12 0 0 1628 0 1 0 99 1 0 0 3 297 118 85 0 9 1 0 1 0 0 0 100 2 0 0 3 243 103 32 0 3 1 0 0 0 0 0 100 3 0 0 0 9 1 2 0 1 1 0 0 0 0 0 100 4 0 0 0 15 4 6 0 0 1 0 300 0 0 0 100 5 0 0 0 12 1 4 0 0 1 0 0 0 0 0 100 6 0 0 0 10 2 2 0 0 1 0 0 0 0 0 100 7 0 0 14 21 5 14 0 0 2 0 560 0 0 0 100 March 4, 2026 at 01:30:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2113 104 122 1 7 0 0 1632 0 1 0 99 1 0 0 3 309 109 101 0 7 0 0 0 0 0 0 100 2 0 0 3 232 110 24 0 1 0 0 0 0 0 0 100 3 0 0 0 14 2 14 0 1 0 0 2 0 0 0 100 4 0 0 0 13 3 6 0 0 0 0 300 0 0 0 100 5 0 0 0 7 0 2 0 0 0 0 0 0 0 0 100 6 0 0 0 7 1 4 0 1 0 0 0 0 0 0 100 7 0 0 14 11 3 8 0 0 0 0 559 0 0 0 100 March 4, 2026 at 01:30:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 677 0 7 2460 104 635 23 101 57 12 3988 24 2 0 74 1 346 0 3 623 109 615 19 103 42 5 3001 26 1 0 73 2 473 0 548 500 108 521 24 98 43 9 2354 27 1 0 71 3 301 0 0 378 6 570 26 110 18 3 3095 25 1 0 73 4 250 0 0 337 6 458 26 97 42 2 2964 29 1 0 70 5 240 0 0 312 6 413 8 78 32 3 2340 14 1 0 85 6 5586 0 9 355 5 521 28 91 81 11 3261 28 2 0 70 7 1005 0 15 345 16 488 7 74 39 10 2722 17 1 0 82 March 4, 2026 at 01:30:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 7 2304 109 343 18 59 10 0 3229 23 1 0 76 1 10 0 18 458 108 376 13 58 7 0 1746 11 1 0 88 2 7 0 284 389 110 297 17 48 7 0 1566 30 1 0 70 3 8 0 0 242 12 304 18 51 7 0 1504 28 1 0 72 4 4 0 0 220 13 254 28 45 5 0 1360 36 1 0 64 5 53 0 0 208 12 230 18 37 2 0 1617 28 0 0 71 6 3 0 0 199 7 257 16 53 4 0 973 18 0 0 82 7 7 0 0 163 6 171 20 32 4 0 1009 26 0 0 73 March 4, 2026 at 01:30:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 178 0 7 2495 106 588 26 110 68 0 2583 23 2 0 76 1 24 0 19 610 108 577 30 117 78 0 3742 30 1 0 69 2 35 0 505 503 109 482 30 95 59 0 2182 25 1 0 74 3 58 0 0 490 66 707 31 124 93 0 3276 31 1 0 67 4 84 0 0 374 4 519 33 104 93 0 2836 38 1 0 61 5 43 0 0 377 22 497 17 101 110 1 2894 19 1 0 80 6 58 0 73 350 7 499 19 101 61 0 2386 23 1 0 76 7 147 0 0 340 11 442 13 90 79 0 1792 11 1 0 89 March 4, 2026 at 01:30:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 7 2297 105 307 12 66 22 0 1597 16 1 0 82 1 37 0 17 471 117 390 17 70 7 0 2859 18 1 0 81 2 6 0 269 399 109 284 21 48 14 0 1528 27 1 0 73 3 74 0 0 223 5 304 25 61 2 0 1480 33 0 0 66 4 112 0 0 241 10 324 22 61 14 1 1605 24 1 0 76 5 49 0 0 180 9 219 10 46 9 0 2218 17 1 0 82 6 72 0 0 208 7 290 30 59 15 2 1498 26 0 0 73 7 11 0 0 180 6 191 19 25 5 0 1536 39 0 0 60 March 4, 2026 at 01:30:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 39 0 0 2400 107 619 44 92 35 0 2911 49 2 0 50 1 31 0 2 573 118 542 18 122 50 0 3659 20 1 0 78 2 68 0 495 461 107 438 14 88 21 0 2350 16 1 0 83 3 49 0 21 348 8 514 18 90 15 0 2993 15 1 0 84 4 32 0 0 290 4 380 18 93 55 0 2078 28 1 0 71 5 13 0 0 307 8 373 18 58 54 0 3056 21 1 0 78 6 27 0 0 322 9 443 25 86 15 0 2133 29 1 0 70 7 98 0 0 281 10 356 16 72 24 0 2160 26 1 0 74 March 4, 2026 at 01:30:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 14 0 0 2307 104 308 18 53 16 0 1567 18 1 0 81 1 8 0 7 456 113 341 23 67 29 0 2757 29 1 0 70 2 1 0 301 365 115 227 16 45 5 0 1450 29 1 0 70 3 110 0 20 229 8 301 15 64 24 0 2330 25 1 0 74 4 36 0 7 254 18 330 20 60 10 0 1759 28 1 0 71 5 71 0 0 234 10 293 19 40 25 0 2035 24 1 0 75 6 43 0 0 241 9 333 19 55 10 0 1668 26 1 0 74 7 5 0 0 239 9 308 12 40 18 0 1071 21 0 0 79 March 4, 2026 at 01:30:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 42 0 0 2452 102 562 21 95 15 0 2514 17 2 0 81 1 123 0 5 575 113 515 35 99 11 0 3900 32 1 0 66 2 34 0 492 471 111 451 28 88 13 0 2510 30 1 0 68 3 79 0 0 358 12 466 39 97 30 0 3220 38 1 0 61 4 93 0 0 354 5 474 25 98 12 0 2293 32 1 0 67 5 86 0 7 349 16 448 20 90 4 0 2818 21 1 0 79 6 41 0 14 303 4 417 20 94 16 0 2718 29 1 0 70 7 132 0 0 281 14 340 13 59 35 0 2005 12 1 0 88 March 4, 2026 at 01:30:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 83 0 0 2345 104 342 22 67 40 0 1143 20 1 0 78 1 80 0 62 536 114 479 28 100 88 0 1821 34 1 0 65 2 57 0 282 536 116 570 24 87 79 0 2680 14 1 0 84 3 39 0 0 323 70 370 24 70 44 0 1674 29 1 0 70 4 37 0 0 243 7 331 27 76 60 0 1558 34 1 0 66 5 78 0 7 275 10 365 21 64 56 0 2202 23 1 0 76 6 7 0 0 268 7 352 29 76 43 0 1472 18 1 0 81 7 10 0 14 197 7 250 19 40 37 0 1704 27 1 0 72 March 4, 2026 at 01:30:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 30 0 0 2383 103 420 23 96 33 0 2179 25 2 0 73 1 20 0 17 574 116 552 27 104 63 0 3964 27 1 0 72 2 0 0 493 486 112 442 20 82 24 0 2129 30 1 0 69 3 14 0 0 396 18 565 23 111 48 0 3299 30 1 0 68 4 2 0 0 335 6 466 30 95 44 0 2874 35 1 0 64 5 1 0 7 307 17 370 12 80 61 0 3010 16 1 0 83 6 33 0 0 330 4 465 27 98 20 0 2476 26 1 0 73 7 68 0 0 302 6 414 16 66 56 0 2169 14 1 0 85 March 4, 2026 at 01:30:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2352 101 372 22 73 26 0 2392 26 2 0 72 1 6 0 17 520 112 459 23 68 16 0 3558 25 1 0 74 2 3 0 423 436 108 403 25 63 15 0 1965 34 1 0 65 3 8 0 0 340 12 456 31 82 15 0 2438 42 1 0 58 4 11 0 0 320 11 472 25 91 20 0 2238 26 1 0 73 5 5 0 7 279 11 334 17 64 11 0 2494 20 1 0 80 6 2 0 0 280 9 350 17 73 13 0 2119 16 1 0 83 7 3 0 0 256 9 341 14 54 16 0 1846 10 1 0 89 March 4, 2026 at 01:30:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 34 0 0 2353 105 427 20 80 18 0 2153 22 1 0 76 1 40 0 2 479 107 365 28 76 19 0 3093 38 1 0 61 2 60 0 383 394 113 283 8 66 22 0 1787 17 1 0 83 3 1 0 14 265 8 380 18 74 30 0 2584 23 1 0 76 4 29 0 0 261 6 331 24 70 12 0 1965 37 1 0 63 5 37 0 7 258 8 337 13 51 28 0 1915 19 1 0 80 6 35 0 0 268 8 350 23 78 17 0 2242 33 1 0 66 7 27 0 0 250 12 326 15 53 25 0 1712 14 1 0 85 March 4, 2026 at 01:30:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2395 103 470 35 92 29 0 2456 34 2 0 65 1 2 0 3 531 106 418 39 85 37 0 2990 59 1 0 40 2 13 0 451 517 118 577 21 101 34 0 4389 16 1 0 83 3 11 0 14 436 14 641 24 111 15 0 3052 15 1 0 84 4 4 0 0 305 11 393 18 82 26 0 2005 35 1 0 65 5 87 0 7 285 9 374 17 81 50 0 2515 14 1 0 85 6 0 0 0 308 5 468 15 95 31 0 2552 19 1 0 81 7 1 0 0 263 7 350 15 70 4 0 1850 17 1 0 82 March 4, 2026 at 01:30:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 67 0 0 2372 102 424 26 92 66 0 1814 17 2 0 81 1 2 0 2 537 106 483 25 97 68 0 2031 27 1 0 72 2 0 0 341 424 112 361 17 72 68 0 3120 18 1 0 81 3 6 0 14 327 57 360 32 76 50 0 2106 40 1 0 59 4 4 0 0 259 8 322 33 67 65 0 1695 50 1 0 50 5 2 0 7 293 11 412 20 70 91 1 1977 14 1 0 86 6 2 0 0 307 14 441 30 86 73 0 1980 28 1 0 72 7 5 0 0 272 13 366 16 61 71 0 1587 13 1 0 86 March 4, 2026 at 01:30:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2420 101 524 22 95 9 0 2680 28 2 0 71 1 6 0 2 575 111 521 31 111 24 0 3033 31 1 0 68 2 23 0 516 475 108 457 25 77 35 0 3928 30 1 0 69 3 1 0 0 370 14 544 27 101 17 0 2867 28 1 0 71 4 2 0 14 369 20 490 27 101 9 0 2816 25 1 0 74 5 1 0 0 299 5 387 15 84 17 0 2286 16 1 0 84 6 2 0 0 310 9 405 20 89 37 0 2545 28 1 0 71 7 3 0 0 271 7 328 19 65 19 0 2539 18 1 0 81 March 4, 2026 at 01:30:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2379 102 430 32 81 23 0 3336 37 2 0 61 1 4 0 3 524 111 410 31 83 34 0 2684 31 1 0 68 2 33 0 472 445 117 375 18 64 53 0 2982 27 1 0 72 3 2 0 0 358 10 512 34 96 29 0 2694 35 1 0 64 4 12 0 14 332 11 427 21 95 36 0 2537 26 1 0 73 5 7 0 0 306 8 408 14 79 31 0 1603 13 1 0 86 6 2 0 0 341 9 512 21 89 47 0 2097 16 1 0 84 7 2 0 0 289 4 372 15 68 20 0 2616 16 1 0 84 March 4, 2026 at 01:30:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2335 104 340 21 59 5 0 1992 36 1 0 63 1 35 0 3 483 106 432 18 79 20 0 3605 21 1 0 77 2 0 0 353 421 118 357 17 51 38 0 1858 23 1 0 76 3 0 0 0 278 8 336 30 59 37 0 2717 45 1 0 54 4 2 0 21 253 12 321 13 58 1 0 2138 21 1 0 78 5 8 0 0 244 5 301 18 48 15 0 1356 15 1 0 84 6 69 0 0 272 17 355 18 61 40 0 1714 29 1 0 71 7 4 0 0 207 5 277 9 43 31 0 2026 14 0 0 85 March 4, 2026 at 01:30:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2382 101 435 23 90 47 0 2287 29 1 0 70 1 3 0 27 569 116 513 34 88 52 0 4072 30 1 0 69 2 2 0 465 498 119 466 15 80 17 0 2068 17 1 0 81 3 0 0 0 356 7 512 18 100 21 0 3001 17 1 0 82 4 2 0 21 342 8 473 30 97 61 0 3329 31 1 0 68 5 0 0 0 295 11 372 19 59 42 0 2463 27 1 0 72 6 0 0 0 304 7 404 25 83 13 0 2565 34 1 0 65 7 1 0 0 304 11 407 13 71 16 0 2588 14 1 0 85 March 4, 2026 at 01:30:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2428 102 504 27 107 53 0 2996 39 2 0 59 1 0 0 3 614 115 576 29 116 120 0 3104 25 1 0 74 2 1 0 437 550 113 615 12 115 74 0 3167 17 1 0 82 3 1 0 0 417 51 515 34 111 48 0 2729 30 1 0 69 4 0 0 7 395 11 612 18 110 76 0 2411 14 1 0 85 5 1 0 14 312 3 446 23 85 103 0 2533 35 1 0 64 6 1 0 0 363 11 529 33 112 67 0 2433 21 1 0 78 7 0 0 0 291 3 421 19 74 51 0 2178 17 1 0 82 March 4, 2026 at 01:30:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2345 102 398 22 77 21 0 1871 15 1 0 84 1 2 0 7 464 110 309 23 72 16 0 2322 39 1 0 60 2 29 0 385 450 110 417 16 69 15 0 1458 16 1 0 83 3 2 0 0 296 13 424 30 86 53 0 3132 28 1 0 71 4 2 0 0 251 8 294 22 62 12 0 1865 32 1 0 67 5 2 0 7 231 13 269 16 53 17 0 2006 24 0 0 76 6 0 0 14 243 10 295 25 79 12 0 2354 31 1 0 68 7 1 0 0 207 9 221 12 40 48 0 1477 19 0 0 81 March 4, 2026 at 01:30:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2405 101 468 22 104 10 0 2780 17 2 0 81 1 34 0 3 595 111 547 39 120 25 0 3245 45 1 0 53 2 33 0 520 479 110 447 18 95 12 0 2386 22 1 0 77 3 0 0 0 406 15 558 32 92 11 0 2845 29 1 0 70 4 1 0 0 335 7 492 19 95 13 0 3738 24 1 0 75 5 1 0 0 325 13 398 16 86 28 0 2508 16 1 0 83 6 54 0 14 353 9 479 29 94 15 0 3015 32 1 0 68 7 27 0 0 299 4 382 14 60 9 0 1978 13 1 0 86 March 4, 2026 at 01:31:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2436 106 546 13 93 14 0 2295 11 1 0 88 1 0 0 17 613 113 611 32 112 35 0 2373 23 1 0 76 2 1 0 451 473 107 476 22 74 53 0 2397 23 1 0 76 3 0 0 0 316 7 418 21 87 15 0 2632 39 1 0 60 4 0 0 0 339 14 482 30 97 20 0 4251 27 1 0 72 5 1 0 0 279 7 366 15 65 37 0 2998 21 1 0 78 6 2 0 14 295 7 373 36 81 54 0 3109 41 1 0 58 7 1 0 0 332 10 455 13 87 16 0 2227 14 1 0 86 March 4, 2026 at 01:31:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2403 104 464 18 96 13 0 2320 14 2 0 84 1 0 0 12 552 109 500 26 118 20 0 3114 33 1 0 66 2 1 0 506 490 114 450 21 79 24 0 2212 22 1 0 77 3 0 0 0 347 11 458 21 85 26 0 2876 29 1 0 70 4 0 0 0 385 10 529 28 98 16 0 3106 33 1 0 66 5 0 0 0 326 13 457 22 77 11 0 3917 20 1 0 79 6 0 0 14 339 5 486 25 94 41 0 2843 26 1 0 74 7 86 0 0 313 7 413 18 64 29 0 2063 25 1 0 75 March 4, 2026 at 01:31:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2442 101 557 23 110 88 0 2257 22 2 0 76 1 0 0 3 628 117 572 38 127 113 0 3507 38 1 0 60 2 0 0 515 536 107 553 26 92 74 0 2340 25 1 0 74 3 0 0 0 426 54 546 27 106 77 0 2692 26 1 0 73 4 0 0 0 398 15 557 30 122 54 0 2294 19 1 0 80 5 0 0 0 354 16 468 22 85 113 0 2403 22 1 0 77 6 1 0 0 357 10 510 31 115 77 0 3385 26 1 0 73 7 0 0 14 319 4 447 24 89 48 0 2567 26 1 0 74 March 4, 2026 at 01:31:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2398 103 459 22 95 22 0 2282 26 2 0 73 1 2 0 2 606 109 595 22 109 6 0 2334 20 1 0 79 2 4 0 501 484 118 464 18 84 88 0 2756 21 1 0 77 3 22 0 0 382 11 513 30 103 15 0 2645 37 1 0 62 4 0 0 0 308 7 387 31 97 28 0 3082 37 1 0 62 5 0 0 0 275 8 321 19 59 9 0 2775 29 1 0 70 6 0 0 0 313 10 454 18 85 70 0 3395 18 1 0 81 7 0 0 14 273 10 365 13 67 7 0 2129 12 1 0 88 March 4, 2026 at 01:31:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2386 102 450 22 89 55 0 2603 22 2 0 77 1 1 0 17 551 112 458 24 98 12 0 2395 28 1 0 71 2 0 0 479 450 114 402 14 87 44 0 2206 20 1 0 79 3 0 0 7 350 8 492 32 105 8 0 3563 41 1 0 58 4 0 0 0 381 14 509 24 104 33 0 2385 26 1 0 73 5 0 0 0 287 8 346 21 83 13 0 3415 22 1 0 78 6 1 0 0 322 10 396 29 69 59 0 2152 33 1 0 66 7 0 0 0 257 8 346 11 59 12 0 2581 13 1 0 86 March 4, 2026 at 01:31:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2430 102 523 19 86 22 0 1907 19 2 0 79 1 0 0 3 620 115 594 25 120 31 0 3009 22 1 0 77 2 0 0 507 446 108 393 27 71 26 0 2812 31 1 0 68 3 1 0 7 346 12 464 30 92 58 0 3279 44 1 0 55 4 2 0 0 320 8 444 20 104 25 0 3038 26 1 0 73 5 0 0 0 271 7 335 20 61 28 0 3354 27 1 0 72 6 0 0 0 330 11 442 25 95 19 0 2381 22 1 0 77 7 0 0 0 323 10 476 10 72 63 0 3358 9 1 0 90 March 4, 2026 at 01:31:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 2429 101 493 25 115 16 0 2691 25 2 0 73 1 1 0 3 622 114 606 22 119 19 0 3135 25 1 0 74 2 0 0 563 518 112 530 20 95 27 0 2500 18 1 0 81 3 0 0 0 383 5 505 42 107 17 0 2883 45 1 0 54 4 3 0 0 408 13 548 30 120 9 0 2868 29 1 0 70 5 0 0 21 323 11 426 13 84 19 0 4107 19 1 0 80 6 0 0 0 347 7 469 24 83 27 0 2725 26 1 0 73 7 1 0 0 309 6 413 12 59 24 0 3280 14 1 0 85 March 4, 2026 at 01:31:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2514 102 679 22 130 68 0 2640 16 2 0 82 1 0 0 5 619 115 596 23 130 74 0 3909 25 1 0 73 2 0 0 563 495 112 464 29 90 54 0 2233 33 1 0 66 3 0 0 0 451 55 601 32 126 153 0 3355 40 1 0 59 4 33 0 14 432 10 624 23 127 61 0 2884 22 1 0 77 5 0 0 7 373 7 495 20 88 63 0 3707 22 1 0 77 6 0 0 0 382 6 545 25 103 81 0 2824 30 1 0 68 7 0 0 0 373 8 541 13 90 182 0 2956 11 1 0 88 March 4, 2026 at 01:31:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2428 105 503 18 103 29 0 2507 17 2 0 81 1 0 0 3 611 114 510 29 110 75 0 3150 32 1 0 67 2 0 0 548 476 107 442 25 84 48 0 2432 33 1 0 65 3 0 0 0 415 15 570 33 102 27 0 4126 46 1 0 53 4 0 0 50 362 11 512 24 117 27 0 3288 17 1 0 82 5 0 0 7 371 13 510 17 83 55 0 3205 23 1 0 76 6 0 0 0 365 16 503 27 104 27 0 2587 18 1 0 82 7 0 0 0 271 6 348 11 70 34 0 2150 16 1 0 84 March 4, 2026 at 01:31:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2386 101 395 32 84 32 0 3076 46 2 0 52 1 0 0 4 575 106 496 27 84 8 0 3085 30 1 0 68 2 0 0 604 449 105 446 12 65 9 0 2392 15 1 0 83 3 0 0 0 399 9 556 30 101 17 0 4208 32 1 0 66 4 0 0 7 379 16 500 20 103 28 0 2440 15 1 0 84 5 0 0 14 363 22 429 14 83 7 0 2528 12 1 0 88 6 0 0 0 373 6 527 17 109 5 0 2860 24 1 0 76 7 0 0 0 313 7 404 22 80 11 0 2439 26 1 0 73 March 4, 2026 at 01:31:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2497 103 590 34 120 32 0 3484 35 2 0 63 1 0 0 3 636 106 595 25 125 32 0 4722 30 2 0 69 2 0 0 744 516 109 537 19 88 19 0 2699 19 1 0 80 3 0 0 0 422 14 554 28 127 34 0 3411 33 1 0 66 4 0 0 7 484 16 665 29 119 31 0 3277 26 1 0 73 5 0 0 0 417 8 560 21 98 43 0 3091 22 1 0 77 6 0 0 14 466 9 668 17 121 9 0 3710 22 1 0 77 7 0 0 0 416 9 588 16 88 40 0 3234 17 1 0 82 March 4, 2026 at 01:31:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2455 103 543 25 113 17 0 3134 22 2 0 76 1 0 0 2 629 112 588 32 127 28 0 3277 33 1 0 66 2 0 0 607 501 113 513 19 92 60 0 2643 26 1 0 72 3 0 0 0 423 10 613 31 115 47 0 3767 31 1 0 68 4 0 0 0 380 8 513 27 96 25 0 2631 36 1 0 63 5 0 0 0 326 9 423 11 91 24 0 2547 13 1 0 87 6 0 0 21 378 14 489 26 103 67 0 3639 24 1 0 75 7 0 0 0 329 9 398 12 79 37 0 2544 18 1 0 81 March 4, 2026 at 01:31:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 10 2555 104 712 31 141 46 0 3952 32 2 0 66 1 0 0 2 767 125 795 28 157 81 0 3413 23 2 0 76 2 0 0 691 614 111 710 20 121 85 0 3053 19 2 0 80 3 0 0 0 531 53 726 43 147 114 0 4798 37 2 0 62 4 0 0 14 535 10 780 24 152 56 0 3169 20 1 0 79 5 0 0 0 393 2 532 24 90 59 0 3018 28 1 0 71 6 0 0 7 427 6 623 24 122 79 0 4106 26 1 0 72 7 0 0 0 399 6 506 23 92 143 0 3090 16 1 0 83 March 4, 2026 at 01:31:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2487 105 601 25 119 45 0 3820 21 2 0 77 1 5 0 5 710 110 744 32 143 26 0 3628 24 1 0 75 2 0 0 674 540 111 562 31 117 30 0 3048 29 1 0 69 3 0 0 0 451 9 651 25 133 19 0 5011 35 1 0 64 4 1 0 0 473 16 692 24 132 52 0 3807 33 1 0 66 5 0 0 14 382 6 504 20 109 36 0 3201 24 1 0 75 6 1 0 7 436 7 639 23 119 60 0 3218 22 1 0 78 7 2 0 0 356 6 459 16 96 20 0 2751 16 1 0 83 March 4, 2026 at 01:31:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2545 103 652 35 120 82 0 4411 36 2 0 62 1 3 0 4 700 111 655 25 144 16 0 3764 28 1 0 70 2 7 0 841 586 109 694 24 119 46 0 3665 22 2 0 76 3 5 0 0 526 7 774 25 144 31 0 4977 27 2 0 72 4 4 0 0 491 7 666 33 141 85 0 3421 24 1 0 75 5 1 0 14 499 9 694 25 120 10 0 3166 18 1 0 81 6 0 0 7 511 10 728 28 141 58 0 4822 27 1 0 72 7 4 0 0 447 17 577 25 98 26 0 3221 20 1 0 79 March 4, 2026 at 01:31:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2589 103 765 24 161 24 0 4082 24 2 0 74 1 4 0 3 770 112 816 36 162 45 0 4397 32 2 0 66 2 2 0 801 546 105 611 29 122 67 0 3721 30 2 0 69 3 4 0 0 554 12 852 32 158 44 0 5219 25 2 0 73 4 1 0 0 522 6 765 29 156 30 0 3962 23 1 0 76 5 2 0 0 529 17 721 28 140 19 0 3553 18 1 0 81 6 3 0 7 528 18 752 27 140 80 0 4299 23 1 0 76 7 3 0 14 456 6 635 15 108 36 0 3994 28 1 0 71 March 4, 2026 at 01:31:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 11 2732 106 960 29 172 29 0 4211 19 2 0 78 1 5 0 3 948 115 1080 31 219 61 0 5358 21 2 0 77 2 3 0 1012 649 112 789 30 162 61 0 4761 25 2 0 73 3 11 0 0 654 10 997 38 191 77 0 6958 36 2 0 62 4 4 0 0 660 10 945 31 194 27 0 4802 27 2 0 71 5 2 0 0 585 12 786 29 160 41 0 4200 28 1 0 70 6 4 0 7 638 15 940 32 178 67 0 4917 27 2 0 71 7 2 0 14 552 11 726 22 142 58 0 4713 19 1 0 80 March 4, 2026 at 01:31:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 110 0 0 2513 103 656 23 129 68 0 2531 10 2 0 88 1 68 0 3 688 105 748 25 135 78 0 2776 16 1 0 82 2 6 0 604 552 111 647 17 112 89 0 3056 9 1 0 90 3 2 0 0 488 57 667 18 123 91 0 3251 19 1 0 80 4 3 0 0 475 6 753 21 149 74 0 3613 6 1 0 93 5 2 0 0 390 8 530 14 104 69 0 2050 10 1 0 89 6 67 0 7 414 5 653 14 125 87 0 3288 13 1 0 86 7 32 0 14 413 26 585 16 95 72 0 2879 10 1 0 89 March 4, 2026 at 01:31:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 116 0 1 1 0 0 0 1 0 99 1 0 0 3 211 103 4 0 0 1 0 2 0 0 0 100 2 0 0 3 213 104 6 0 0 1 0 594 0 0 0 100 3 0 0 0 11 3 4 0 0 1 0 300 0 0 0 100 4 0 0 0 12 3 32 1 0 2 0 1133 0 0 0 100 5 0 0 0 21 8 14 0 0 1 0 9 0 0 0 100 6 0 0 7 20 4 18 0 0 1 0 259 0 0 0 100 7 0 0 14 108 52 104 1 1 0 0 271 0 0 0 100 March 4, 2026 at 01:31:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 112 0 0 0 0 0 0 1 0 99 1 0 0 3 211 102 4 0 0 0 0 2 0 0 0 100 2 0 0 3 212 104 6 0 0 0 0 594 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 300 0 0 0 100 4 0 0 0 11 2 32 1 0 0 0 1134 0 0 0 100 5 0 0 0 17 6 12 0 0 0 0 8 0 0 0 100 6 0 0 7 12 3 12 0 1 0 0 259 0 0 0 100 7 0 0 14 106 51 102 0 0 0 0 266 0 0 0 100 March 4, 2026 at 01:31:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2103 100 112 0 0 0 0 4 0 1 0 99 1 0 0 3 209 101 2 0 0 0 0 1 0 0 0 100 2 0 0 3 213 104 8 0 0 0 0 597 0 0 0 100 3 0 0 0 10 2 6 0 0 1 0 303 0 0 0 100 4 0 0 0 11 2 34 1 0 1 0 1133 0 0 0 100 5 0 0 0 12 3 8 0 0 0 0 8 0 0 0 100 6 0 0 7 32 11 32 0 1 0 0 278 0 0 0 100 7 0 0 14 113 51 118 0 1 0 0 273 0 0 0 100 March 4, 2026 at 01:31:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 14 0 24 2126 100 136 0 11 9 2 29 0 1 0 99 1 10 0 9 236 105 34 0 5 5 4 40 0 0 0 100 2 18 0 9 229 104 35 1 9 5 5 609 0 0 0 100 3 2 0 0 18 2 10 1 3 1 1 336 0 0 0 100 4 23 0 8 24 3 60 2 11 0 8 1181 0 0 0 100 5 7 0 1 71 20 50 0 10 3 0 40 0 0 0 100 6 281 0 11 75 18 84 2 5 16 4 405 0 0 0 100 7 19 0 30 85 24 90 2 12 4 5 320 0 0 0 99 March 4, 2026 at 01:31:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 100 118 0 5 0 0 0 0 1 0 99 1 0 0 10 232 104 22 0 6 0 0 0 0 0 0 100 2 0 0 3 214 103 6 0 0 1 0 301 0 0 0 100 3 0 0 0 14 3 6 0 0 0 0 595 0 0 0 100 4 0 0 0 13 2 36 1 1 2 0 1079 0 0 0 100 5 0 0 0 11 2 6 0 0 0 0 0 0 0 0 100 6 0 0 7 96 42 88 0 1 2 0 258 0 0 0 100 7 0 0 14 10 1 7 0 1 0 0 266 0 0 0 100 March 4, 2026 at 01:31:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 105 0 12 0 0 1 0 1 0 99 1 0 0 3 294 111 82 0 6 0 0 2 0 0 0 100 2 0 0 3 245 109 36 0 7 0 0 300 0 0 0 100 3 0 0 0 14 4 8 0 0 0 0 594 0 0 0 100 4 0 0 0 13 3 34 0 0 0 0 1073 0 0 0 100 5 0 0 0 12 3 6 0 0 0 0 2 0 0 0 100 6 0 0 7 15 3 10 0 0 1 0 258 0 0 0 100 7 0 0 21 12 1 15 0 2 1 0 266 0 0 0 100 March 4, 2026 at 01:31:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 110 0 18 0 0 0 0 1 0 99 1 0 0 3 310 117 95 0 16 0 0 0 0 0 0 100 2 0 0 3 219 106 11 0 2 0 0 300 0 0 0 100 3 0 0 0 12 3 6 0 0 0 0 595 0 0 0 100 4 0 0 0 12 2 34 1 0 0 0 1074 0 0 0 100 5 0 0 0 8 1 2 0 0 0 0 0 0 0 0 100 6 0 0 7 12 3 8 0 0 0 0 258 0 0 0 100 7 0 0 21 15 1 14 1 0 0 0 266 0 0 0 100 March 4, 2026 at 01:31:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 102 100 0 17 0 0 2 0 1 0 99 1 0 0 3 294 117 86 0 15 0 0 2 0 0 0 100 2 0 0 3 247 109 36 1 6 0 0 300 0 0 0 100 3 0 0 0 14 4 8 1 0 0 0 594 0 0 0 100 4 0 0 0 11 2 34 1 1 1 0 1073 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 6 0 0 7 13 4 10 0 0 0 0 259 0 0 0 100 7 0 0 14 8 2 4 0 0 0 0 267 0 0 0 100 March 4, 2026 at 01:31:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 459 0 0 2569 100 813 35 164 20 9 3477 17 2 0 81 1 362 0 24 737 110 807 35 187 38 2 4377 13 2 0 85 2 104 0 647 582 105 697 38 128 33 3 3566 17 2 0 81 3 235 0 0 455 11 662 37 152 33 1 5067 18 1 0 81 4 2614 0 8 461 4 725 30 152 24 6 4620 15 2 0 83 5 305 0 1 466 17 674 30 114 29 10 3199 12 1 0 87 6 2406 0 1 430 11 671 33 125 63 7 3657 15 2 0 84 7 624 0 0 353 2 519 23 96 31 7 2741 11 1 0 88 March 4, 2026 at 01:31:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 149 0 0 2256 100 315 12 66 59 3 778 5 1 0 93 1 70 0 24 509 110 497 11 75 71 1 1420 5 1 0 94 2 62 0 157 386 120 301 7 47 51 2 738 6 1 0 93 3 4 0 0 235 71 260 6 53 34 0 1827 7 1 0 93 4 95 0 0 153 4 254 9 42 52 0 1910 4 1 0 96 5 0 0 0 131 9 177 14 43 48 0 808 6 0 0 93 6 16 0 0 129 1 221 5 51 79 2 898 3 1 0 97 7 106 0 0 175 7 277 6 39 65 2 749 2 1 0 97 March 4, 2026 at 01:31:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 1 0 0 0 0 1 0 99 1 0 0 24 222 104 18 1 0 1 0 525 0 0 0 100 2 0 0 3 206 101 0 0 0 1 0 0 0 0 0 100 3 0 0 0 115 55 108 0 0 3 0 600 0 0 0 100 4 0 0 0 13 4 34 0 0 1 0 1425 0 0 0 100 5 0 0 0 7 1 0 0 0 1 0 0 0 0 0 100 6 0 0 0 11 2 2 0 0 1 0 0 0 0 0 100 7 0 0 0 23 9 16 0 0 1 0 10 0 0 0 100 March 4, 2026 at 01:31:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 108 0 1 0 0 0 0 1 0 99 1 0 0 24 222 106 18 0 1 0 0 532 0 0 0 100 2 0 0 3 211 101 10 0 1 0 0 0 0 0 0 100 3 0 0 0 114 54 108 1 0 1 0 600 0 0 0 100 4 0 0 0 13 3 36 1 0 1 0 1423 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 7 0 0 0 22 8 18 0 0 0 0 12 0 0 0 100 March 4, 2026 at 01:31:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 101 110 0 0 0 0 0 0 1 0 99 1 0 0 24 213 103 10 0 0 0 0 525 0 0 0 100 2 0 0 3 208 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 118 54 123 0 1 0 0 601 0 0 0 100 4 0 0 0 13 3 34 1 0 1 0 1424 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 8 1 2 0 0 0 0 0 0 0 0 100 7 0 0 0 23 9 20 0 1 0 0 7 0 0 0 100 March 4, 2026 at 01:31:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 14 0 8 2130 103 162 1 12 1 5 89 0 1 0 99 1 3 0 40 229 105 33 0 10 3 5 557 0 0 0 99 2 22 0 11 219 101 27 0 6 2 7 38 0 0 0 100 3 1 0 0 125 54 127 1 5 2 0 623 0 0 0 100 4 7 0 0 24 3 50 3 7 6 1 1391 0 0 0 100 5 12 0 2 24 8 14 0 5 4 4 36 0 0 0 100 6 279 0 0 22 2 23 2 4 11 0 101 0 0 0 100 7 13 0 0 40 5 47 0 11 1 5 71 0 0 0 100 March 4, 2026 at 01:31:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2114 100 54 0 4 0 0 0 0 1 0 99 1 0 0 24 231 105 29 1 3 1 0 525 0 0 0 100 2 0 0 3 210 101 4 0 1 3 0 0 0 0 0 100 3 0 0 7 48 20 42 0 2 0 0 600 0 0 0 100 4 0 0 0 75 31 92 2 1 2 0 1368 0 0 0 99 5 0 0 0 10 0 8 0 1 1 0 0 0 0 0 100 6 0 0 0 71 1 65 0 4 2 0 0 0 0 0 100 7 0 0 0 12 2 6 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:31:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2109 102 62 0 11 0 0 1 0 1 0 99 1 0 0 24 316 135 106 0 9 0 0 527 0 0 0 100 2 0 0 3 249 111 38 0 6 1 0 0 0 0 0 100 3 0 0 0 23 6 16 1 3 2 0 601 0 0 0 100 4 0 0 0 19 5 43 1 3 1 0 1367 0 0 0 100 5 0 0 0 33 1 34 0 3 1 0 1 0 0 0 100 6 0 0 0 18 1 12 0 2 0 0 0 0 0 0 100 7 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:31:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2105 100 65 0 12 0 0 0 0 1 0 99 1 0 0 24 289 128 82 0 7 0 0 523 0 0 0 100 2 0 0 3 226 104 16 0 4 0 0 0 0 0 0 100 3 0 0 0 14 4 10 0 1 0 0 600 0 0 0 100 4 0 0 0 13 3 34 0 0 0 0 1367 0 0 0 100 5 0 0 0 45 0 36 0 0 0 0 0 0 0 0 100 6 0 0 0 34 6 26 0 3 0 0 0 0 0 0 100 7 0 0 0 11 2 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:31:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2114 103 64 0 7 0 0 3 0 1 0 99 1 0 0 24 306 111 100 0 11 0 0 526 0 0 0 100 2 0 0 3 230 110 22 0 5 1 0 0 0 0 0 100 3 0 0 0 47 20 42 0 1 0 0 600 0 0 0 100 4 0 0 0 13 3 34 1 0 1 0 1367 0 0 0 100 5 0 0 0 7 0 2 0 0 0 0 0 0 0 0 100 6 0 0 0 20 1 24 0 2 0 0 0 0 0 0 100 7 0 0 0 11 3 6 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:31:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 195 0 0 2578 104 700 16 93 35 15 1978 21 2 0 77 1 154 0 24 722 116 659 23 116 51 15 2258 14 2 0 85 2 198 0 1082 546 109 638 12 74 83 20 1687 10 2 0 88 3 96 0 0 597 18 794 18 95 45 11 2187 12 2 0 86 4 169 0 0 488 13 615 17 82 30 4 2999 12 2 0 86 5 134 0 0 469 10 574 16 62 54 4 1620 10 2 0 88 6 2489 0 9 536 7 733 17 86 128 20 1851 11 7 0 82 7 880 0 1 477 6 632 7 51 99 23 1894 7 2 0 91 March 4, 2026 at 01:31:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 147 0 0 2741 106 892 15 100 74 1 1617 23 3 0 74 1 168 0 24 865 123 832 20 111 93 0 2449 23 2 0 75 2 90 0 1417 682 112 849 11 88 106 0 1464 12 2 0 86 3 67 0 0 711 65 866 19 107 107 0 2048 15 2 0 83 4 64 0 0 549 7 672 16 91 89 0 3220 11 2 0 87 5 109 0 0 542 7 629 12 54 36 0 1814 13 1 0 85 6 84 0 0 607 9 750 17 91 72 0 1702 16 1 0 82 7 77 0 0 560 6 657 16 69 123 0 1451 13 1 0 86 March 4, 2026 at 01:31:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 95 0 0 2688 106 752 22 97 21 0 1809 23 3 0 74 1 58 0 24 860 110 836 25 115 107 1 2574 20 2 0 78 2 56 0 1417 590 112 670 22 91 47 0 1527 13 2 0 84 3 99 0 0 698 17 893 19 105 37 0 2258 20 2 0 78 4 45 0 0 592 13 741 14 98 24 1 2970 12 2 0 86 5 64 0 0 558 15 608 17 86 80 1 2360 14 2 0 84 6 81 0 16 658 8 834 19 103 39 0 1841 17 2 0 81 7 42 0 0 524 16 576 11 61 30 0 1383 10 1 0 89 March 4, 2026 at 01:31:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2652 110 684 15 95 61 0 1633 13 2 0 85 1 6 0 26 838 114 755 25 94 58 0 2362 22 2 0 76 2 1 0 1417 555 125 604 11 72 31 1 1264 14 2 0 84 3 4 0 0 640 15 790 22 95 28 0 1766 26 2 0 72 4 1 0 0 587 16 711 15 91 56 0 3268 18 2 0 80 5 1 0 0 548 15 581 6 70 55 1 1969 10 1 0 89 6 1 0 0 633 17 749 17 88 52 0 1850 15 1 0 84 7 2 0 0 462 8 464 9 58 49 0 1245 8 1 0 91 March 4, 2026 at 01:31:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2648 107 722 14 73 37 0 1721 16 2 0 81 1 2 0 12 816 112 744 24 93 34 0 2054 19 2 0 79 2 4 0 1429 586 115 682 19 59 33 0 1865 20 2 0 78 3 6 0 0 650 22 775 15 78 45 0 1888 18 2 0 80 4 0 0 0 611 14 734 17 76 33 0 3148 14 2 0 84 5 2 0 0 548 10 606 10 56 31 0 2128 12 1 0 87 6 2 0 0 556 12 637 16 90 50 0 1618 16 1 0 83 7 2 0 0 532 9 594 11 62 53 0 1521 12 1 0 88 March 4, 2026 at 01:31:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 0 2651 108 687 26 103 12 0 1684 22 2 0 75 1 47 0 10 902 119 868 25 108 24 0 2186 21 2 0 77 2 14 0 1431 602 119 672 13 82 50 0 2042 13 2 0 85 3 9 0 0 741 22 963 31 109 54 0 1923 18 2 0 80 4 42 0 0 574 18 624 22 86 27 0 1951 19 2 0 80 5 19 0 0 548 24 566 21 79 29 0 3184 12 2 0 86 6 14 0 0 606 19 709 15 108 45 0 1746 13 1 0 85 7 3 0 0 497 8 548 16 57 69 0 1562 10 1 0 88 March 4, 2026 at 01:31:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2758 112 825 18 108 83 0 1730 15 3 0 82 1 0 0 4 956 117 979 31 131 125 0 1978 22 2 0 75 2 0 0 1424 605 119 705 16 97 88 0 1803 15 2 0 83 3 5 0 43 679 65 731 27 112 71 0 1956 19 2 0 79 4 0 0 0 679 23 851 13 124 85 0 2801 15 2 0 83 5 2 0 0 551 13 612 12 84 139 0 1644 10 1 0 88 6 4 0 0 704 19 892 16 120 90 0 2667 20 2 0 78 7 0 0 0 551 10 635 14 84 73 0 1389 9 1 0 90 March 4, 2026 at 01:31:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 2662 112 730 20 99 11 0 1612 21 2 0 77 1 15 0 3 831 121 761 23 131 23 0 2263 23 2 0 75 2 4 0 1423 622 116 701 28 78 42 0 1810 16 2 0 82 3 2 0 14 675 19 829 22 104 58 0 2529 20 2 0 78 4 1 0 0 601 15 733 13 101 20 0 2937 14 2 0 84 5 3 0 0 478 12 481 14 64 14 0 1273 11 1 0 88 6 1 0 0 631 19 770 17 90 40 0 2148 16 1 0 82 7 19 0 0 537 27 604 9 64 78 0 1723 8 1 0 91 March 4, 2026 at 01:31:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 0 2642 113 650 13 92 16 0 1623 23 2 0 75 1 1 0 3 963 118 979 20 103 35 0 2091 18 2 0 80 2 9 0 1425 549 117 588 14 73 29 0 1747 18 2 0 80 3 1 0 14 637 28 710 17 89 35 0 2584 17 2 0 81 4 2 0 0 558 25 616 17 90 16 0 2867 14 2 0 84 5 1 0 0 525 26 522 13 59 36 0 1349 8 1 0 91 6 2 0 0 565 15 640 21 89 39 0 1662 13 1 0 85 7 1 0 0 529 14 582 11 44 69 0 1552 15 1 0 84 March 4, 2026 at 01:31:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2696 117 765 10 100 21 0 1657 15 2 0 83 1 3 0 3 857 125 731 15 104 46 0 1777 20 2 0 78 2 1 0 1423 596 124 662 17 70 49 0 2243 15 2 0 83 3 2 0 14 707 25 877 16 92 64 0 2794 16 2 0 82 4 3 0 0 617 18 699 20 79 24 0 1743 16 1 0 82 5 0 0 0 551 18 638 13 61 44 0 2900 14 2 0 84 6 3 0 0 613 19 733 15 77 30 0 1535 17 1 0 82 7 1 0 0 581 15 672 11 51 87 0 1667 12 1 0 86 March 4, 2026 at 01:31:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 2708 111 797 32 116 17 0 1789 24 3 0 74 1 2 0 3 886 124 822 26 122 48 0 1905 16 2 0 82 2 8 0 1417 618 121 676 16 87 42 0 1866 16 2 0 82 3 2 0 7 727 26 936 25 110 37 0 2855 20 2 0 77 4 6 0 14 611 17 701 19 98 31 0 2101 15 2 0 83 5 2 0 0 538 20 617 14 58 59 0 2758 12 2 0 87 6 5 0 0 622 19 746 18 77 30 0 1830 16 1 0 83 7 2 0 0 512 8 575 14 60 52 0 1537 11 1 0 88 March 4, 2026 at 01:31:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2723 118 833 28 126 91 0 1785 22 3 0 76 1 2 0 7 860 126 761 16 114 92 0 1719 19 2 0 79 2 4 0 1421 587 121 615 20 83 86 0 1471 15 2 0 83 3 0 0 9 763 67 916 26 108 105 0 1716 14 2 0 84 4 3 0 21 623 23 722 22 110 116 0 2773 18 2 0 80 5 0 0 0 638 21 765 16 88 100 0 1646 14 1 0 84 6 2 0 0 653 16 863 18 122 80 0 3274 14 2 0 84 7 0 0 0 602 21 712 11 82 106 0 1493 10 1 0 89 March 4, 2026 at 01:31:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2664 116 701 24 95 37 0 1823 24 2 0 74 1 3 0 3 860 122 780 16 105 31 0 1898 19 2 0 79 2 1 0 1417 600 128 652 10 80 40 0 1669 13 2 0 85 3 1 0 0 679 29 814 14 97 49 0 1921 19 2 0 79 4 0 0 7 624 30 696 9 97 27 0 2073 14 2 0 85 5 1 0 14 542 14 586 11 57 51 0 1775 12 1 0 87 6 4 0 0 564 20 677 12 79 38 0 3087 15 2 0 83 7 1 0 0 498 15 511 12 55 59 0 1397 11 1 0 88 March 4, 2026 at 01:31:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2162 105 164 0 22 0 0 138 1 1 0 98 1 0 0 3 360 126 186 1 22 3 0 184 2 0 0 98 2 0 0 129 251 109 61 2 10 2 0 151 0 0 0 99 3 4 0 0 72 5 68 3 11 6 0 1340 3 0 0 97 4 0 0 7 75 9 60 2 11 2 0 689 2 0 0 97 5 0 0 14 41 3 24 2 6 7 0 334 0 0 0 100 6 3 0 0 96 22 122 4 2 0 0 1704 3 1 0 96 7 0 0 0 64 5 72 0 5 4 0 160 1 0 0 99 March 4, 2026 at 01:31:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 89 0 11 0 0 0 0 1 0 99 1 0 0 3 253 107 41 0 3 0 0 0 0 0 0 100 2 0 0 3 242 112 39 0 5 0 0 0 0 0 0 100 3 0 0 0 51 17 47 0 4 0 0 303 0 0 0 100 4 0 0 7 31 7 22 0 4 2 0 554 0 0 0 100 5 0 0 14 9 2 8 0 0 0 0 270 0 0 0 100 6 0 0 0 39 16 62 1 0 1 0 1561 0 0 0 99 7 0 0 0 25 9 20 0 1 0 0 9 0 0 0 100 March 4, 2026 at 01:31:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 98 0 11 1 0 7 0 1 0 99 1 0 0 3 284 113 82 0 5 0 0 19 0 0 0 100 2 0 0 3 273 121 66 0 8 0 0 23 0 0 0 100 3 0 0 0 37 11 34 0 3 1 0 303 0 0 0 100 4 0 0 7 16 3 14 0 0 1 0 563 0 0 0 100 5 0 0 14 40 17 40 0 2 3 0 284 0 0 0 100 6 0 0 0 13 2 38 1 0 1 0 1542 0 0 0 100 7 0 0 0 27 6 22 0 2 0 0 8 0 0 0 100 March 4, 2026 at 01:31:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2148 100 170 0 19 47 0 2 0 1 0 99 1 0 0 3 278 119 109 0 10 67 0 18 0 0 0 100 2 0 0 3 245 102 69 0 10 30 0 2 0 0 0 100 3 0 0 0 166 78 234 0 18 48 0 300 0 0 0 100 4 0 0 7 74 9 106 1 19 61 0 554 0 0 0 100 5 0 0 14 52 9 82 0 9 42 0 273 0 0 0 100 6 0 0 0 70 13 135 1 18 57 0 1544 0 0 0 99 7 0 0 0 33 1 48 0 5 31 0 2 0 0 0 100 March 4, 2026 at 01:31:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 111 0 4 0 0 2 0 1 0 99 1 0 0 3 260 115 54 0 3 0 0 10 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 2 0 0 0 100 3 0 0 0 18 3 10 1 2 0 0 301 0 0 0 100 4 0 0 7 16 5 10 0 0 0 0 555 0 0 0 100 5 0 0 14 12 3 10 0 2 0 0 270 0 0 0 100 6 0 0 0 80 32 110 2 4 0 0 1546 0 0 0 100 7 0 0 0 38 16 34 0 0 0 0 16 0 0 0 100 March 4, 2026 at 01:31:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 231 0 17 2194 102 265 5 43 9 15 382 0 1 0 98 1 408 0 6 409 115 335 5 44 22 15 380 1 0 0 99 2 154 0 37 340 107 190 2 27 11 13 293 1 0 0 99 3 2826 0 13 114 3 192 5 38 23 14 956 6 1 0 94 4 320 0 35 110 3 194 5 36 18 17 1019 4 1 0 95 5 137 0 29 117 27 152 11 30 33 9 715 7 1 0 92 6 2582 0 9 107 2 228 3 36 46 12 2560 1 1 0 98 7 1085 0 3 76 6 131 0 30 34 14 494 0 0 0 99 March 4, 2026 at 01:31:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 111 0 7 0 0 0 0 1 0 99 1 0 0 3 318 109 106 0 9 0 0 3 0 0 0 100 2 41 0 3 219 107 12 0 0 0 0 8 0 0 0 100 3 0 0 0 16 4 10 0 1 0 0 301 0 0 0 100 4 0 0 7 19 5 14 0 1 0 0 601 0 0 0 100 5 0 0 21 11 2 8 0 1 0 0 267 0 0 0 100 6 4 0 0 11 2 34 1 0 1 0 1436 0 0 0 100 7 0 0 0 8 1 2 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:31:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2113 102 111 0 14 0 0 4 0 1 0 99 1 0 0 3 301 118 86 0 10 0 0 0 0 0 0 100 2 0 0 3 255 112 48 0 3 0 0 9 0 0 0 100 3 0 0 0 21 4 20 0 0 0 0 333 0 0 0 100 4 0 0 7 21 6 18 0 1 0 0 560 0 0 0 100 5 0 0 14 20 7 12 0 1 0 0 300 0 0 0 100 6 0 0 0 14 2 38 1 1 0 0 1433 0 0 0 100 7 0 0 0 11 0 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:31:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2162 100 204 0 34 79 0 0 0 1 0 99 1 0 0 3 345 127 189 0 31 65 0 2 0 0 0 100 2 0 0 3 288 113 116 0 18 59 0 9 0 0 0 100 3 0 0 0 121 68 216 2 18 64 0 300 0 0 0 100 4 0 0 7 58 5 85 0 14 46 0 555 0 0 0 100 5 0 0 14 58 5 92 0 13 41 0 266 0 0 0 100 6 0 0 0 66 6 135 2 16 62 0 1432 0 0 0 99 7 0 0 0 44 0 77 1 16 67 0 0 0 0 0 100 March 4, 2026 at 01:31:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 234 0 7 2235 101 287 5 34 35 3 322 0 2 0 98 1 5113 0 38 319 111 180 6 38 34 12 1313 5 2 0 93 2 323 0 38 333 113 229 3 35 31 16 416 0 0 0 99 3 356 0 2 135 25 194 4 27 11 5 646 3 0 0 97 4 111 0 7 96 5 159 2 23 21 8 885 2 0 0 97 5 175 0 15 118 34 155 4 30 37 8 701 1 1 0 99 6 584 0 30 116 16 179 10 21 25 8 1887 7 1 0 92 7 1243 0 8 71 2 103 5 24 27 8 469 3 1 0 96 March 4, 2026 at 01:31:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 95 0 4 0 0 0 0 1 0 99 1 0 0 3 223 103 17 0 3 0 0 2 0 0 0 100 2 0 0 3 217 103 14 0 1 0 0 0 0 0 0 100 3 0 0 0 110 36 101 0 4 0 0 301 0 0 0 100 4 0 0 7 30 9 24 0 3 0 0 556 0 0 0 100 5 0 0 14 8 2 2 0 0 0 0 266 0 0 0 100 6 41 0 0 23 7 46 1 0 0 0 1441 0 0 0 100 7 0 0 7 8 0 2 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:32:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 99 0 14 0 0 0 0 1 0 99 1 0 0 10 260 110 49 0 4 0 0 0 0 0 0 100 2 0 0 3 250 116 40 0 7 1 0 0 0 0 0 100 3 0 0 0 46 10 38 0 4 0 0 300 0 0 0 100 4 0 0 7 20 5 16 0 1 1 0 553 0 0 0 100 5 0 0 14 7 1 2 1 0 0 0 266 0 0 0 100 6 0 0 0 23 8 46 1 0 0 0 1442 0 0 0 99 7 0 0 0 8 0 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 101 102 1 5 0 0 4 0 1 0 99 1 0 0 10 237 104 26 0 3 0 0 2 0 0 0 100 2 0 0 3 231 109 23 0 3 0 0 0 0 0 0 100 3 0 0 0 91 36 87 1 2 0 0 307 0 0 0 100 4 0 0 7 15 4 8 0 0 0 0 552 0 0 0 100 5 0 0 14 17 8 8 0 1 0 0 274 0 0 0 100 6 0 0 0 24 8 48 1 0 0 0 1442 0 0 0 99 7 0 0 0 12 0 9 0 1 0 0 8 0 0 0 100 March 4, 2026 at 01:32:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1572 0 35 2379 101 562 10 89 127 45 892 3 2 0 95 1 2447 0 29 460 101 483 7 88 165 50 1302 1 3 0 96 2 6111 0 16 442 105 428 4 74 201 50 1988 2 3 0 96 3 3903 0 34 377 97 535 13 92 88 63 1692 2 1 0 96 4 341 0 16 296 8 524 7 95 139 35 1720 1 1 0 98 5 2598 0 140 256 41 465 5 89 127 48 1265 3 1 0 96 6 392 0 10 363 19 663 8 91 127 34 2043 1 1 0 98 7 24749 0 13 243 4 397 17 68 93 37 1083 8 23 0 69 March 4, 2026 at 01:32:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 28 2106 100 87 0 11 1 0 0 0 1 0 99 1 62 0 10 258 113 46 0 9 2 0 11 0 0 0 100 2 0 0 3 233 107 20 0 3 0 0 0 0 0 0 100 3 0 0 0 24 2 14 0 0 0 0 301 0 0 0 100 4 0 0 7 25 7 14 0 0 0 0 554 0 0 0 100 5 0 0 14 15 1 4 0 1 0 0 266 0 0 0 100 6 0 0 0 20 2 44 1 1 0 0 1348 0 0 0 100 7 0 0 0 92 31 78 0 7 0 0 0 0 0 0 100 March 4, 2026 at 01:32:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2124 100 56 0 8 0 0 0 0 1 0 99 1 0 0 122 238 108 28 0 4 1 0 8 0 0 0 100 2 0 0 3 285 111 60 0 5 0 0 0 0 0 0 100 3 0 0 0 79 3 58 0 2 0 0 300 0 0 0 100 4 0 0 7 72 24 50 0 1 0 0 556 0 0 0 100 5 0 0 14 29 4 10 0 1 0 0 269 0 0 0 100 6 0 0 0 27 2 34 1 0 1 0 1342 0 0 0 100 7 0 0 0 22 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 126 2111 100 65 0 11 1 0 0 0 1 0 99 1 0 0 3 279 123 53 0 4 1 0 11 0 0 0 100 2 0 0 3 266 109 44 0 4 0 0 0 0 0 0 100 3 0 0 0 65 2 38 1 1 0 0 301 0 0 0 100 4 0 0 7 62 19 36 0 0 0 0 552 0 0 0 100 5 0 0 14 32 5 10 0 0 0 0 270 0 0 0 100 6 0 0 0 34 3 40 2 2 2 0 1344 0 0 0 100 7 0 0 0 49 11 24 0 2 0 0 1 0 0 0 100 March 4, 2026 at 01:32:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2113 100 94 0 11 0 0 0 0 1 0 99 1 0 0 3 237 109 24 0 2 0 0 7 0 0 0 100 2 0 0 3 241 112 32 0 4 0 0 0 0 0 0 100 3 0 0 0 64 18 56 0 3 0 0 300 0 0 0 100 4 0 0 7 30 8 28 1 1 0 0 565 0 0 0 100 5 0 0 14 27 12 18 0 0 0 0 279 0 0 0 100 6 0 0 0 24 8 49 0 2 0 0 1344 0 0 0 100 7 0 0 0 33 7 30 0 4 0 0 8 0 0 0 100 March 4, 2026 at 01:32:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 110 0 4 0 0 3 0 1 0 99 1 0 0 3 224 107 18 0 0 3 0 14 0 0 0 100 2 1 0 3 219 106 18 0 1 0 0 12 0 0 0 100 3 0 0 0 20 1 16 0 1 0 0 304 0 0 0 100 4 0 0 7 18 5 16 0 0 1 0 558 0 0 0 100 5 0 0 14 9 2 6 1 0 1 0 266 0 0 0 100 6 0 0 0 15 3 42 1 0 2 0 1351 0 0 0 100 7 0 0 0 110 47 105 1 4 0 0 18 0 0 0 100 March 4, 2026 at 01:32:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 52 0 2 2146 100 158 0 28 11 10 187 0 1 0 99 1 19 0 7 296 110 96 0 21 7 2 114 0 0 0 100 2 12 0 7 265 109 60 0 12 7 4 77 0 0 0 100 3 4 0 0 64 11 49 0 10 7 1 348 0 0 0 100 4 5 0 7 42 6 20 0 2 4 2 575 0 0 0 100 5 608 0 14 38 5 28 1 3 4 3 450 1 0 0 98 6 2719 0 113 33 4 83 3 4 10 10 1861 1 1 0 98 7 146 0 0 92 11 109 0 15 13 15 180 0 0 0 100 March 4, 2026 at 01:32:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 101 100 0 9 0 0 0 0 1 0 99 1 0 0 3 290 108 79 0 8 0 0 2 0 0 0 100 2 0 0 3 237 109 32 0 4 0 0 8 0 0 0 100 3 0 0 0 28 1 22 0 1 0 0 300 0 0 0 100 4 0 0 7 19 4 18 0 1 2 0 553 0 0 0 100 5 0 0 14 7 2 6 0 1 0 0 266 0 0 0 100 6 0 0 0 12 2 34 2 0 2 0 1420 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 102 0 9 0 0 0 0 1 0 99 1 0 0 3 245 105 36 0 4 0 0 0 0 0 0 100 2 0 0 3 256 114 48 0 3 0 0 6 0 0 0 100 3 0 0 0 55 15 46 1 4 0 0 300 0 0 0 100 4 0 0 7 15 4 10 1 0 0 0 553 0 0 0 100 5 0 0 14 9 3 6 0 0 0 0 267 0 0 0 100 6 0 0 0 10 2 34 1 0 1 0 1420 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 110 0 9 0 0 0 0 1 0 99 1 0 0 3 261 110 48 0 5 0 0 2 0 0 0 100 2 0 0 3 252 118 42 0 4 0 0 8 0 0 0 100 3 0 0 0 38 10 34 0 2 0 0 300 0 0 0 100 4 0 0 7 24 6 22 0 1 2 0 566 0 0 0 100 5 0 0 14 21 8 18 1 1 0 0 271 0 0 0 100 6 0 0 0 11 2 36 1 0 2 0 1420 0 0 0 100 7 0 0 0 10 0 8 0 0 1 0 7 0 0 0 100 March 4, 2026 at 01:32:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 176 0 0 2197 104 260 7 19 12 0 397 1 1 0 98 1 82 0 2 318 103 202 4 12 9 2 526 1 0 0 99 2 276 0 18 306 108 166 2 17 8 0 293 2 0 0 98 3 46 0 0 159 34 191 3 13 6 0 715 4 0 0 96 4 42 0 7 104 14 146 5 19 7 0 1069 4 0 0 96 5 263 0 14 125 35 171 4 13 8 0 545 2 1 0 97 6 208 0 0 86 3 183 5 15 15 1 1920 1 1 0 98 7 295 0 0 68 6 113 0 9 1 2 297 0 0 0 99 March 4, 2026 at 01:32:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2124 105 97 0 12 0 0 22 0 1 0 99 1 37 0 3 269 112 58 1 9 0 0 31 0 0 0 100 2 7 0 17 236 106 27 0 3 0 0 11 0 0 0 100 3 0 0 0 55 15 46 0 3 0 0 310 0 0 0 100 4 0 0 7 19 4 12 0 1 0 0 565 0 0 0 100 5 5 0 14 11 2 6 0 1 0 0 304 0 0 0 100 6 0 0 0 17 2 38 2 1 1 0 1447 0 0 0 100 7 0 0 0 47 15 42 1 4 0 0 16 0 0 0 100 March 4, 2026 at 01:32:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2125 107 111 0 12 0 0 9 0 1 0 99 1 0 0 3 300 116 90 0 10 0 0 0 0 0 0 100 2 0 0 3 239 106 32 0 3 0 0 0 0 0 0 100 3 0 0 0 18 2 10 1 1 0 0 300 0 0 0 100 4 0 0 7 15 4 10 1 0 0 0 552 0 0 0 100 5 0 0 14 12 4 10 0 0 0 0 270 0 0 0 100 6 0 0 0 11 2 34 2 0 0 0 1435 0 0 0 100 7 0 0 0 7 0 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2121 108 109 0 9 0 0 10 0 1 0 99 1 0 0 3 297 116 88 0 6 0 0 2 0 0 0 100 2 0 0 3 242 106 33 0 4 0 0 0 0 0 0 100 3 0 0 0 22 4 22 0 2 0 0 302 0 0 0 100 4 0 0 7 14 4 8 0 0 0 0 554 0 0 0 100 5 0 0 14 11 5 6 0 0 0 0 267 0 0 0 100 6 0 0 0 9 2 34 0 0 0 0 1435 0 0 0 100 7 0 0 0 7 1 4 0 1 0 0 1 0 0 0 100 March 4, 2026 at 01:32:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1209 0 143 2419 107 669 9 149 93 88 2775 1 3 0 96 1 1092 0 144 605 116 701 3 152 75 97 2611 1 2 0 97 2 3450 0 150 468 108 510 9 93 260 85 5213 2 3 0 95 3 2128 0 15 330 7 648 3 167 123 104 4154 1 2 0 97 4 3146 0 31 310 4 626 1 141 366 81 3516 1 2 0 97 5 156 0 41 330 41 542 5 110 82 84 2928 1 1 0 98 6 816 0 6 298 2 576 6 121 274 72 3646 2 2 0 96 7 97 0 29 288 1 519 0 126 318 72 2260 1 1 0 98 March 4, 2026 at 01:32:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 19 0 0 2176 102 150 0 30 61 7 10 0 1 0 99 1 3 0 87 303 110 158 0 24 77 1 16 0 1 0 98 2 6 0 11 302 103 122 0 25 51 1 25 0 1 0 99 3 10 0 7 167 66 126 1 16 48 1 333 0 1 0 99 4 9 0 7 108 13 138 0 21 64 2 564 0 0 0 100 5 17 0 15 74 2 115 1 18 58 3 278 0 0 0 99 6 2 0 0 147 3 277 2 18 76 2 1139 0 1 0 99 7 2 0 0 128 26 152 0 17 56 1 8 0 0 0 100 March 4, 2026 at 01:32:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2209 100 9 0 2 1 0 0 0 1 0 99 1 0 0 52 309 102 4 0 1 3 0 1 0 1 0 99 2 0 0 682 328 103 111 0 2 3 0 0 0 1 0 99 3 0 0 7 122 3 12 1 3 0 0 300 0 0 0 100 4 0 0 7 220 55 108 0 0 1 0 552 0 0 0 100 5 0 0 14 117 3 6 1 0 1 0 272 0 0 0 100 6 0 0 0 122 3 46 0 1 1 0 1064 0 0 0 99 7 0 0 0 113 1 2 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:32:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 6 0 0 0 0 0 0 1 0 99 1 0 0 17 214 102 6 0 0 0 0 2 0 0 0 100 2 0 0 3 311 102 102 0 0 0 0 0 0 0 0 100 3 0 0 0 19 3 15 0 3 0 0 300 0 0 0 100 4 0 0 7 117 54 110 0 1 0 0 553 0 0 0 100 5 0 0 14 9 2 4 0 0 0 0 266 0 0 0 100 6 0 0 0 12 2 34 1 0 1 0 1062 0 0 0 100 7 0 0 0 8 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2102 100 30 0 9 0 0 0 0 1 0 99 1 0 0 3 227 106 20 0 4 0 0 1 0 0 0 100 2 0 0 3 289 108 79 0 2 0 0 0 0 0 0 100 3 0 0 0 31 4 22 0 2 0 0 300 0 0 0 100 4 0 0 7 80 37 72 0 0 0 0 551 0 0 0 100 5 0 0 14 9 2 8 0 1 0 0 266 0 0 0 100 6 0 0 0 12 2 36 1 0 1 0 1062 0 0 0 100 7 0 0 0 10 0 10 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:32:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 97 1 8 0 1 0 0 1 0 99 1 3 0 3 323 115 123 1 6 13 1 62 0 0 0 100 2 1802 0 3 234 104 32 2 8 41 3 455 0 1 0 99 3 34 0 0 27 2 32 1 6 1 5 615 0 0 0 100 4 5 0 7 17 4 12 0 2 0 1 545 0 0 0 100 5 0 0 14 22 11 17 0 1 0 0 310 0 0 0 100 6 1 0 0 16 2 45 1 1 0 1 781 0 0 0 100 7 0 0 0 15 0 17 0 2 0 0 15 0 0 0 100 March 4, 2026 at 01:32:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 4003 0 150 2679 100 875 15 232 2097 76 6318 3 8 0 89 1 3170 0 13 881 119 1075 15 252 1891 102 10095 3 9 0 88 2 6080 0 132 746 103 891 10 186 1512 103 6099 2 8 0 89 3 5265 0 23 863 200 963 7 247 2079 76 10811 3 8 0 89 4 10659 0 602 693 4 1026 6 238 2384 87 3407 2 8 0 90 5 6433 0 390 657 8 924 6 196 1843 93 8543 3 8 0 89 6 4660 0 402 718 1 1103 14 234 1764 101 9678 4 9 0 88 7 4518 0 327 657 1 865 3 192 2227 67 2127 1 6 0 93 March 4, 2026 at 01:32:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 42 2125 100 126 0 8 19 0 0 0 1 0 99 1 0 0 3 233 103 26 0 5 10 0 2 0 0 0 100 2 0 0 8 230 102 30 11 3 18 0 0 0 1 0 99 3 0 0 0 83 32 66 1 7 16 0 600 0 0 0 100 4 0 0 7 125 41 142 0 5 13 0 258 0 0 0 100 5 0 0 14 34 4 34 1 3 11 0 560 0 0 0 100 6 0 0 0 29 1 59 1 4 18 0 1135 0 0 0 100 7 0 0 7 29 1 36 0 7 11 0 0 0 0 0 100 March 4, 2026 at 01:32:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 28 2174 101 54 0 3 2 0 1 0 2 0 98 1 0 0 451 213 101 2 0 0 2 0 0 0 1 0 99 2 0 0 3 281 102 6 0 1 0 0 0 0 0 0 100 3 0 0 0 148 4 76 0 2 0 0 600 0 0 0 100 4 0 0 7 86 6 10 0 0 0 0 258 0 0 0 100 5 0 0 14 81 3 8 1 1 0 0 559 0 0 0 100 6 0 0 0 172 47 131 1 4 0 0 1135 0 0 0 100 7 0 0 0 77 1 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 100 0 0 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 2 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 0 0 0 0 100 3 0 0 0 20 6 14 1 0 0 0 601 0 0 0 100 4 0 0 7 10 2 6 0 1 0 0 257 0 0 0 100 5 0 0 14 14 4 10 0 0 0 0 562 0 0 0 100 6 0 0 0 37 12 60 1 0 0 0 1135 0 0 0 100 7 0 0 0 88 41 84 0 1 0 0 1 0 0 0 100 March 4, 2026 at 01:32:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2127 116 142 0 1 0 0 7 0 1 0 99 1 0 0 3 210 101 6 0 1 0 0 9 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 0 0 0 0 100 3 0 0 0 21 5 17 0 2 0 0 602 0 0 0 100 4 0 0 7 15 2 14 0 1 0 0 258 0 0 0 100 5 0 0 14 16 8 8 0 0 0 0 560 0 0 0 100 6 0 0 0 14 1 40 1 2 0 0 1144 0 0 0 100 7 0 0 0 86 37 82 0 1 0 0 1 0 0 0 100 March 4, 2026 at 01:32:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3615 0 14 3053 115 1872 19 290 1770 36 4424 13 8 0 79 1 550 0 8 1059 107 1621 25 310 1937 32 5517 14 8 0 79 2 4278 0 529 1019 104 1740 20 263 2054 30 4136 11 7 0 81 3 3071 0 3 1009 189 1600 35 285 1868 45 5034 9 8 0 83 4 508 0 15 846 4 1577 19 258 1854 26 4372 7 7 0 86 5 1765 0 4 734 22 1302 25 205 1675 27 2919 8 6 0 86 6 2805 0 31 777 6 1481 24 261 1915 27 4916 9 7 0 84 7 3854 0 32 723 6 1323 17 206 1771 26 3449 9 7 0 84 March 4, 2026 at 01:32:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2158 115 197 0 10 56 0 294 0 1 0 99 1 0 0 10 254 104 86 0 14 70 0 2 0 0 0 100 2 0 0 3 246 102 74 0 12 70 0 0 0 0 0 100 3 0 0 0 112 55 94 0 13 100 0 601 0 0 0 100 4 0 0 7 108 3 200 0 14 87 0 262 0 1 0 99 5 0 0 0 48 1 77 0 10 79 0 0 0 0 0 100 6 56 0 14 126 41 187 1 14 69 0 1443 0 1 0 99 7 0 0 0 55 6 81 0 11 70 0 0 0 0 0 100 March 4, 2026 at 01:32:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2127 104 106 0 0 0 0 299 0 1 0 99 1 0 0 3 324 150 102 0 2 0 0 0 0 0 0 100 2 0 0 3 229 103 8 0 1 0 0 2 0 0 0 100 3 0 0 0 36 3 14 1 0 0 0 600 0 0 0 100 4 0 0 7 26 2 6 0 0 0 0 259 0 0 0 100 5 0 0 0 25 0 4 0 0 0 0 0 0 0 0 100 6 0 0 14 39 7 24 1 1 0 0 275 0 0 0 100 7 0 0 112 18 3 45 1 2 1 0 1125 0 1 0 99 March 4, 2026 at 01:32:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 102 104 0 0 0 0 295 0 1 0 99 1 0 0 3 308 151 100 0 0 0 0 0 0 0 0 100 2 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 3 0 0 0 20 3 14 0 0 0 0 599 0 0 0 100 4 0 0 7 11 2 4 0 0 0 0 259 0 0 0 100 5 0 0 0 8 0 2 0 0 0 0 0 0 0 0 100 6 0 0 14 22 7 16 1 0 0 0 275 0 0 0 100 7 0 0 7 23 4 54 1 2 0 0 1123 0 0 0 99 March 4, 2026 at 01:32:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 17 0 0 2516 106 721 16 57 11 0 1850 3 2 0 95 1 3 0 4 591 142 518 20 47 0 0 1495 3 1 0 96 2 3 0 395 374 104 256 6 17 1 0 565 1 1 0 98 3 1 0 0 392 5 644 16 41 8 0 2020 5 1 0 93 4 1 0 7 337 8 496 10 23 5 0 1840 6 1 0 92 5 9 0 0 334 10 510 8 20 5 0 1266 9 1 0 90 6 9 0 14 277 9 397 13 23 9 1 2256 16 1 0 83 7 7 0 0 227 4 363 4 19 2 0 1881 1 1 0 98 March 4, 2026 at 01:32:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 0 2432 102 752 1 111 1232 0 365 1 4 0 96 1 4 0 3 468 107 520 3 121 1228 0 745 2 3 0 95 2 3 0 115 411 103 438 1 99 1379 0 707 1 3 0 96 3 19 0 0 447 189 517 3 107 1218 0 853 2 3 0 95 4 3 0 7 223 4 448 1 115 1165 0 343 0 3 0 97 5 28 0 0 273 35 490 5 94 1085 0 135 0 3 0 97 6 34 0 14 231 17 423 3 94 1295 0 903 4 3 0 92 7 1 0 0 329 5 668 3 94 1043 0 1371 1 3 0 97 March 4, 2026 at 01:32:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2142 103 138 0 8 2 1 70 0 1 0 99 1 2739 0 116 278 123 97 3 7 3 11 687 1 1 0 98 2 849 0 3 251 104 76 2 14 14 17 6636 2 1 0 97 3 78 0 2 58 4 65 1 12 7 7 735 0 0 0 100 4 33 0 7 54 3 67 0 11 13 8 442 0 0 0 100 5 13 0 0 41 1 39 0 11 7 3 121 0 0 0 100 6 13 0 14 98 35 84 0 5 4 2 295 0 0 0 100 7 5 0 0 47 6 67 1 5 4 3 1164 0 0 0 100 March 4, 2026 at 01:32:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2131 126 154 0 4 0 0 1 0 1 0 99 1 0 0 3 226 109 16 0 0 0 0 303 0 0 0 100 2 0 0 3 267 126 62 0 4 0 0 0 0 0 0 100 3 0 0 0 13 3 8 0 1 0 0 601 0 0 0 100 4 0 0 7 10 2 4 0 0 0 0 259 0 0 0 100 5 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 6 0 0 14 6 1 2 1 0 0 0 266 0 0 0 100 7 0 0 0 18 4 40 1 0 0 0 1213 0 0 0 100 March 4, 2026 at 01:32:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 102 0 1 0 0 0 0 1 0 99 1 0 0 3 225 109 18 0 1 0 0 301 0 0 0 100 2 0 0 3 238 113 31 0 1 0 0 0 0 0 0 100 3 0 0 0 74 30 74 0 4 0 0 601 0 0 0 100 4 0 0 7 39 16 34 0 1 0 0 259 0 0 0 100 5 0 0 0 8 1 2 0 0 0 0 1 0 0 0 100 6 0 0 14 5 1 2 0 0 0 0 266 0 0 0 100 7 0 0 0 18 5 42 1 0 0 0 1212 0 0 0 100 March 4, 2026 at 01:32:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 122 0 0 5860 109 7919 60 280 127 0 24536 26 14 0 60 1 108 0 3 5182 112 10491 66 314 119 0 26502 18 12 0 70 2 110 0 3 3756 114 7140 42 207 87 0 17463 15 10 0 75 3 28 0 0 4210 14 8703 59 268 56 0 18075 14 10 0 76 4 22 0 7 2663 15 5587 28 220 66 0 13278 12 8 0 80 5 571 0 0 1862 18 3840 27 112 93 0 10669 10 6 0 84 6 710 0 0 3348 10 7248 38 191 85 0 16734 13 9 0 78 7 113 0 14 1354 16 2880 18 99 29 0 8929 6 5 0 89 March 4, 2026 at 01:32:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 28 0 0 7366 107 11403 76 380 525 0 26340 24 17 0 60 1 18 0 3 5192 111 10455 81 424 495 0 22035 19 14 0 67 2 20 0 3 3961 109 7659 64 301 454 0 17909 16 11 0 73 3 18 0 0 4427 134 8892 65 361 539 0 18813 15 12 0 74 4 16 0 7 2362 19 4707 44 300 561 0 11590 9 7 0 84 5 13 0 0 2129 8 4567 39 194 598 0 11670 11 8 0 81 6 12 0 0 3473 20 7296 53 273 534 0 16110 14 10 0 77 7 17 0 14 2494 16 5366 27 173 488 0 14796 12 9 0 79 March 4, 2026 at 01:32:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 22 0 0 6728 111 9937 47 297 115 0 26198 23 15 0 62 1 26 0 17 5170 117 10361 52 339 96 0 24270 20 14 0 66 2 18 0 3 4314 113 8463 40 221 87 0 19627 18 12 0 70 3 12 0 0 4254 17 8618 41 273 73 0 19767 16 11 0 73 4 13 0 7 2707 16 5501 31 219 71 0 11837 11 7 0 82 5 8 0 0 1931 9 3971 20 117 74 0 10413 9 6 0 85 6 16 0 0 3226 13 6728 29 218 103 0 14764 12 8 0 79 7 9 0 0 2480 14 5305 30 138 71 0 11763 11 7 0 82 March 4, 2026 at 01:32:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 4 0 0 2999 105 2007 8 74 31 0 6488 5 4 0 91 1 12 0 17 1553 112 2934 7 78 25 0 7115 6 4 0 90 2 13 0 3 1052 105 1719 13 55 18 0 3017 2 2 0 96 3 4 0 0 911 42 1842 11 64 14 0 3552 3 2 0 95 4 2 0 7 717 11 1469 3 44 26 0 4463 4 2 0 94 5 0 0 0 292 7 536 1 33 14 0 1175 1 0 0 99 6 2 0 0 528 2 1083 5 38 12 0 2691 2 1 0 96 7 1 0 0 534 3 1123 5 22 13 0 3186 3 2 0 96 March 4, 2026 at 01:32:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 138 1 3 0 0 1216 0 1 0 99 1 0 0 17 221 109 16 0 0 0 0 572 0 0 0 100 2 0 0 3 215 101 7 0 3 0 0 0 0 0 0 100 3 0 0 0 85 38 76 0 0 0 0 1 0 0 0 100 4 0 0 7 45 19 40 1 1 0 0 854 0 0 0 100 5 0 0 0 8 1 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 0 8 1 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 148 1 1 0 0 1219 0 1 0 99 1 0 0 17 233 111 30 2 1 1 0 600 0 0 0 100 2 0 0 3 207 101 2 0 1 0 0 3 0 0 0 100 3 0 0 0 14 3 10 0 1 0 0 4 0 0 0 100 4 0 0 7 39 16 34 0 0 0 0 860 0 0 0 100 5 0 0 0 17 8 8 0 1 1 0 26 0 0 0 100 6 0 0 0 89 39 88 0 4 0 0 2 0 0 0 100 7 0 0 0 17 2 18 0 2 0 0 4 0 0 0 100 March 4, 2026 at 01:32:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 9 0 5 2941 112 1647 48 244 1560 1 4442 8 7 0 85 1 13 0 26 1006 114 1426 15 243 1577 0 4511 11 6 0 83 2 12 0 549 923 102 1347 24 199 1302 0 3225 7 6 0 87 3 18 0 21 930 153 1476 28 231 1503 1 3655 6 6 0 87 4 0 0 7 752 26 1267 23 192 1679 0 3813 10 6 0 85 5 38 0 0 557 3 926 17 154 1516 0 3016 12 5 0 84 6 0 0 0 698 13 1216 26 197 1516 0 3700 10 6 0 84 7 76 0 0 649 4 1140 21 157 1467 1 3302 7 6 0 87 March 4, 2026 at 01:32:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2187 102 226 2 29 401 0 1132 0 2 0 98 1 0 0 17 341 115 256 0 45 452 0 569 0 1 0 99 2 0 0 3 367 140 249 1 29 350 0 0 0 1 0 99 3 0 0 0 281 113 270 1 40 403 0 0 0 1 0 99 4 0 0 14 100 5 189 1 41 391 0 853 0 1 0 99 5 0 0 0 105 8 182 1 28 286 0 8 0 1 0 99 6 0 0 0 184 0 365 1 41 320 0 0 0 1 0 99 7 0 0 0 83 1 159 1 32 347 0 0 0 1 0 99 March 4, 2026 at 01:32:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2125 103 310 1 0 0 0 1461 0 1 0 99 1 0 0 17 230 103 14 0 1 0 0 566 0 0 0 100 2 0 0 3 322 151 100 0 0 0 0 0 0 0 0 100 3 0 0 112 11 1 7 0 1 0 0 0 0 0 0 100 4 0 0 7 36 5 12 2 0 0 0 854 0 0 0 100 5 0 0 0 37 7 18 0 1 0 0 9 0 0 0 100 6 0 0 0 25 2 4 0 0 0 0 3 0 0 0 100 7 0 0 0 23 1 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 103 144 1 0 0 0 1131 0 1 0 99 1 0 0 17 221 106 16 2 3 0 0 573 0 0 0 100 2 0 0 3 316 152 114 0 1 0 0 0 0 0 0 100 3 0 0 7 21 3 20 0 2 0 0 6 0 0 0 100 4 0 0 7 16 5 8 0 0 0 0 852 0 0 0 100 5 0 0 0 26 9 20 1 0 0 0 12 0 0 0 100 6 0 0 0 11 2 6 0 0 0 0 4 0 0 0 100 7 0 0 0 11 2 6 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:32:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2531 102 739 15 40 28 0 2352 15 2 0 83 1 0 0 10 822 105 1099 34 92 10 0 4206 5 2 0 93 2 3 0 507 634 130 738 21 56 16 0 3202 8 2 0 89 3 0 0 14 394 14 594 19 57 17 0 2564 10 1 0 89 4 0 0 0 258 8 289 3 33 7 0 1705 2 1 0 97 5 0 0 0 249 14 283 4 17 3 0 841 1 1 0 98 6 1 0 0 419 8 653 9 37 7 0 1154 5 1 0 94 7 0 0 0 204 1 234 10 18 18 0 1777 8 1 0 91 March 4, 2026 at 01:32:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2270 101 491 0 115 1212 0 0 0 4 0 96 1 0 0 10 397 122 412 1 106 1173 0 1699 0 3 0 96 2 0 0 3 376 103 387 0 92 1120 0 0 0 3 0 97 3 0 0 14 411 207 578 0 107 1232 0 267 0 3 0 97 4 0 0 0 225 6 479 1 120 1214 0 594 0 3 0 97 5 0 0 0 191 6 388 1 92 1136 0 1 0 3 0 97 6 0 0 0 201 1 443 0 114 1227 0 1 0 3 0 97 7 0 0 0 171 3 366 0 81 1036 0 1 0 3 0 97 March 4, 2026 at 01:32:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2134 100 150 0 8 26 0 0 0 1 0 99 1 0 0 14 357 162 206 1 10 19 0 1702 0 1 0 99 2 0 0 7 229 102 41 0 9 25 0 18 0 0 0 100 3 0 0 14 80 52 140 0 9 39 0 266 0 0 0 100 4 0 0 0 59 3 82 3 10 34 0 565 0 0 0 100 5 0 0 0 39 2 61 0 7 30 0 2 0 0 0 100 6 0 0 0 42 3 67 0 6 38 0 5 0 0 0 100 7 0 0 0 32 3 45 0 8 28 0 0 0 0 0 100 March 4, 2026 at 01:32:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 102 0 0 0 0 0 0 1 0 99 1 0 0 10 332 162 153 2 1 1 0 1695 0 0 0 99 2 0 0 3 211 102 6 0 1 0 0 296 0 0 0 100 3 0 0 14 7 2 4 0 0 0 0 266 0 0 0 100 4 0 0 0 16 2 8 0 1 0 0 300 0 0 0 100 5 0 0 0 6 0 4 0 1 0 0 0 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 0 11 2 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:32:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 113 0 0 2800 101 1489 22 84 52 8 5827 5 4 0 92 1 57 0 10 1090 152 1711 25 87 42 4 5668 3 3 0 94 2 124 0 3 700 105 970 15 49 50 4 5143 7 2 0 91 3 9 0 14 918 11 1770 11 74 26 1 4935 2 2 0 96 4 912 0 0 878 4 1979 15 56 28 4 15839 5 3 0 92 5 525 0 0 387 1 834 11 37 25 3 3258 3 2 0 95 6 1006 0 113 477 4 1038 7 39 18 14 2272 2 2 0 96 7 1888 0 2 675 1 1301 5 22 10 12 1627 2 1 0 97 March 4, 2026 at 01:32:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 18 0 0 6540 103 9436 96 358 122 0 24387 22 14 0 64 1 17 0 10 4878 113 9675 75 372 91 0 22485 18 12 0 70 2 27 0 3 4030 114 8095 46 240 103 0 23493 20 13 0 67 3 18 0 14 4405 26 9113 52 297 71 0 21572 17 11 0 72 4 9 0 0 2988 15 6202 28 230 103 0 15602 14 9 0 78 5 12 0 0 2318 18 4823 21 134 81 0 11876 11 7 0 83 6 13 0 0 3020 10 6332 29 207 112 0 12685 11 7 0 81 7 14 0 0 2524 9 5251 20 117 77 0 10174 9 6 0 85 March 4, 2026 at 01:32:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 15 0 0 6991 110 10604 100 435 612 0 24069 24 16 0 61 1 14 0 10 5369 115 10901 80 459 697 1 22959 19 14 0 66 2 9 0 3 3821 110 7431 56 319 617 0 19161 17 12 0 72 3 8 0 14 4317 130 8823 65 410 590 0 20858 16 12 0 71 4 0 0 0 2912 20 6027 45 326 642 0 13759 13 9 0 78 5 3 0 0 2472 8 5050 29 213 678 1 11252 9 7 0 84 6 8 0 0 3119 10 6726 35 304 692 2 17432 14 10 0 75 7 5 0 0 2003 20 4149 38 186 666 0 11730 9 7 0 84 March 4, 2026 at 01:32:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 18 0 0 5774 106 7869 34 283 78 0 19764 18 12 0 70 1 5 0 3 4551 111 9111 58 325 92 0 21681 18 12 0 70 2 6 0 10 3641 110 7058 33 206 75 0 18307 14 9 0 77 3 4 0 37 3599 8 7628 29 238 75 0 17450 14 10 0 76 4 4 0 0 2518 23 5262 24 208 95 0 13624 13 8 0 80 5 5 0 0 1903 19 3802 29 125 64 0 10379 9 5 0 86 6 4 0 0 2443 5 5117 23 195 67 0 11367 9 6 0 85 7 5 0 0 2106 15 4513 19 113 50 0 9959 9 6 0 86 March 4, 2026 at 01:32:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 100 0 1 0 0 0 0 1 0 99 1 0 0 3 211 102 2 0 0 0 0 0 0 0 0 100 2 0 0 10 218 105 50 0 1 1 0 1476 0 0 0 100 3 0 0 14 27 9 24 3 2 0 0 577 0 0 0 100 4 0 0 0 38 13 30 0 2 0 0 0 0 0 0 100 5 0 0 0 90 40 85 0 2 0 0 300 0 0 0 100 6 0 0 0 14 3 8 1 0 0 0 298 0 0 0 100 7 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:32:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 35 0 0 2487 102 736 19 104 5 0 1648 3 2 0 95 1 7 0 3 599 105 700 26 99 20 0 1682 3 1 0 96 2 0 0 276 507 105 534 10 58 25 0 2996 3 2 0 95 3 0 0 14 327 12 517 18 81 33 0 2872 6 1 0 93 4 0 0 0 260 8 366 12 57 9 0 1785 8 1 0 91 5 1 0 0 421 41 655 10 50 7 0 1281 2 1 0 97 6 0 0 0 260 3 408 10 50 24 0 2361 8 1 0 91 7 1 0 0 255 4 377 7 38 38 0 1570 4 1 0 95 March 4, 2026 at 01:32:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 2456 102 646 10 79 29 2 1901 4 2 0 94 1 1 0 3 572 132 565 17 76 87 0 2144 6 1 0 93 2 0 0 286 545 118 631 10 72 60 0 2900 2 2 0 95 3 3 0 28 373 7 631 19 91 24 0 2819 4 1 0 95 4 3 0 0 272 6 373 13 42 12 0 1568 8 1 0 91 5 42 0 7 264 7 375 5 41 70 0 1558 4 1 0 95 6 1 0 0 244 2 370 4 49 38 1 2397 7 1 0 92 7 4 0 0 238 6 332 7 28 23 0 881 2 1 0 98 March 4, 2026 at 01:32:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2244 102 408 1 69 1201 0 0 0 4 0 96 1 0 0 3 354 118 307 3 80 1402 0 11 0 4 0 96 2 0 0 10 403 143 370 3 84 1350 0 259 0 3 0 97 3 0 0 14 270 145 267 3 72 1253 0 567 0 4 0 96 4 0 0 0 129 3 270 2 85 1200 0 1 0 4 0 96 5 0 0 0 112 1 255 5 67 1270 0 299 0 4 0 96 6 0 0 7 205 3 435 2 75 1301 0 296 0 3 0 97 7 0 0 0 115 2 287 4 75 1367 0 1131 0 4 0 96 March 4, 2026 at 01:32:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2287 101 444 0 49 540 0 0 0 2 0 98 1 0 0 7 331 102 226 0 52 673 0 0 0 1 0 99 2 0 0 14 371 128 267 0 54 566 0 269 0 1 0 98 3 0 0 126 308 166 283 0 53 629 0 565 0 2 0 98 4 0 0 0 135 6 230 0 50 652 0 0 0 1 0 99 5 0 0 0 132 3 232 0 39 650 0 5 0 1 0 99 6 0 0 0 199 3 377 0 57 649 0 594 0 2 0 98 7 0 0 0 136 3 270 1 53 692 0 1131 0 2 0 98 March 4, 2026 at 01:32:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 100 116 0 3 0 0 0 0 1 0 99 1 0 0 3 213 103 4 0 0 0 0 2 0 0 0 100 2 0 0 10 298 145 89 0 1 0 0 265 0 0 0 100 3 0 0 21 44 17 40 1 2 0 0 567 0 0 0 100 4 0 0 0 14 2 2 0 0 0 0 0 0 0 0 100 5 0 0 0 9 1 6 0 1 0 0 1 0 0 0 100 6 0 0 0 10 2 4 0 0 0 0 594 0 0 0 100 7 0 0 0 13 2 36 1 1 0 0 1131 0 0 0 100 March 4, 2026 at 01:33:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2576 103 870 15 82 4 0 2433 4 2 0 94 1 0 0 3 740 103 887 16 77 4 0 2559 5 2 0 93 2 2 0 500 439 132 338 8 30 11 0 1970 6 1 0 93 3 6 0 14 397 17 609 16 43 19 0 2667 15 1 0 84 4 0 0 0 416 7 622 8 46 4 0 1788 5 1 0 94 5 0 0 0 352 9 527 5 21 3 0 1170 2 1 0 97 6 2 0 0 249 3 328 15 23 7 0 2140 17 1 0 82 7 0 0 0 246 4 354 3 14 0 0 2060 2 1 0 98 March 4, 2026 at 01:33:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 101 114 0 1 0 0 1 0 1 0 99 1 0 0 3 211 103 4 0 0 0 0 2 0 0 0 100 2 0 0 10 313 153 106 0 0 0 0 259 0 0 0 100 3 0 0 14 14 3 12 1 0 0 0 573 0 0 0 100 4 0 0 0 12 2 6 0 0 0 0 6 0 0 0 100 5 0 0 0 11 5 2 0 0 0 0 0 0 0 0 100 6 0 0 0 21 5 20 1 0 0 0 607 0 0 0 100 7 0 0 0 28 8 52 1 0 1 0 1140 0 0 0 100 March 4, 2026 at 01:33:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2241 100 424 0 76 1174 0 0 0 3 0 97 1 0 0 3 329 103 296 1 92 1153 0 0 0 3 0 97 2 0 0 10 426 151 391 0 75 1042 0 259 0 3 0 97 3 0 0 14 280 151 296 2 81 1307 0 566 0 3 0 97 4 0 0 0 238 2 521 1 91 1121 0 0 0 2 0 98 5 0 0 0 129 0 337 1 88 1235 0 897 0 2 0 98 6 0 0 0 128 4 284 2 81 1129 0 596 0 3 0 97 7 0 0 0 138 11 287 1 73 1070 0 244 0 3 0 97 March 4, 2026 at 01:33:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2189 100 268 0 13 38 0 1 0 1 0 99 1 0 0 3 243 103 70 0 12 42 0 2 0 0 0 100 2 0 0 10 244 103 69 0 8 27 0 259 0 0 0 100 3 0 0 14 114 65 87 2 12 32 0 575 0 0 0 100 4 0 0 0 42 2 68 0 12 32 0 0 0 0 0 100 5 0 0 0 46 1 98 1 9 34 0 1130 0 0 0 99 6 0 0 0 89 21 126 0 11 58 0 597 0 0 0 100 7 0 0 0 107 35 137 0 10 28 0 0 0 0 0 100 March 4, 2026 at 01:33:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1734 0 116 3976 100 4184 44 141 109 11 19922 16 8 0 75 1 543 0 18 2259 124 4017 44 180 60 10 9782 8 5 0 87 2 115 0 2 1883 104 3470 25 127 34 5 8903 8 5 0 86 3 92 0 0 2308 11 5149 39 152 40 2 18078 10 6 0 85 4 42 0 0 1102 3 2322 19 102 45 5 6397 6 4 0 91 5 18 0 7 1191 1 2566 17 74 37 4 6480 7 4 0 89 6 109 0 0 1286 11 2626 24 109 38 9 7808 4 4 0 92 7 1847 0 0 957 23 1839 8 56 18 1 3968 3 3 0 95 March 4, 2026 at 01:33:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 17 0 0 7004 106 10311 73 332 130 0 24531 24 15 0 62 1 8 0 2 4844 117 9862 83 367 89 0 24992 20 13 0 66 2 24 0 4 4307 111 8475 83 289 94 0 20314 18 11 0 71 3 11 0 14 4312 19 8936 69 305 110 0 21472 17 11 0 72 4 9 0 0 2921 12 5850 32 252 144 0 14179 13 8 0 80 5 5 0 7 2338 12 5000 20 146 76 0 12692 12 7 0 81 6 8 0 0 3175 10 6638 44 219 78 0 15571 12 8 0 80 7 3 0 0 1769 7 3826 19 118 80 0 10395 9 5 0 86 March 4, 2026 at 01:33:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 14 0 9 6972 113 10656 67 340 149 0 26379 25 16 0 60 1 20 0 5 5360 114 10935 64 396 143 0 26331 21 14 0 65 2 9 0 2 4213 112 8167 43 248 87 0 19596 18 11 0 71 3 7 0 7 4960 17 10264 59 322 83 0 19535 15 11 0 74 4 7 0 14 2610 17 5325 26 247 126 0 13324 12 7 0 81 5 7 0 0 1679 17 3541 18 117 124 0 10294 9 6 0 85 6 11 0 0 2977 11 6349 43 227 90 0 18038 14 9 0 77 7 5 0 0 1956 8 4037 24 118 71 0 11337 9 5 0 85 March 4, 2026 at 01:33:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 11 0 0 4892 104 6185 38 268 916 0 14473 13 11 0 76 1 2 0 3 3228 117 6418 34 288 1048 0 13763 11 10 0 79 2 7 0 3 2573 110 4831 26 200 1161 0 12656 12 9 0 79 3 2 0 7 2551 163 5002 24 238 1081 0 11330 9 9 0 82 4 11 0 14 1567 12 3266 16 204 996 0 7701 7 7 0 86 5 5 0 0 1320 9 2702 7 139 950 0 5305 5 5 0 90 6 1 0 0 1930 20 4048 19 207 1022 0 9025 6 7 0 86 7 3 0 0 1385 16 2857 14 129 829 0 5947 5 5 0 90 March 4, 2026 at 01:33:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2838 106 1327 43 179 52 0 3359 8 3 0 89 1 0 0 3 691 101 794 43 122 58 0 4067 18 2 0 80 2 41 0 549 897 137 1196 27 126 115 0 3772 6 3 0 91 3 6 0 0 697 37 1114 37 139 62 3 4721 15 3 0 82 4 0 0 7 628 15 956 29 113 70 0 2741 10 2 0 88 5 38 0 14 583 4 887 19 94 61 0 2677 5 2 0 93 6 1 0 7 616 3 1061 29 131 115 1 5533 8 2 0 90 7 0 0 9 489 9 714 7 72 73 0 2545 3 2 0 95 March 4, 2026 at 01:33:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 101 115 0 3 0 0 8 0 1 0 99 1 0 0 10 215 103 6 0 1 0 0 5 0 0 0 100 2 0 0 3 223 109 16 0 1 2 0 11 0 0 0 100 3 0 0 0 18 3 12 0 0 0 0 6 0 0 0 100 4 0 0 0 117 52 108 0 1 0 0 8 0 0 0 100 5 2 0 14 23 4 24 0 3 0 0 266 0 0 0 100 6 0 0 7 16 3 40 1 2 1 0 1686 0 0 0 99 7 0 0 0 11 2 4 1 0 2 0 600 0 0 0 100 March 4, 2026 at 01:33:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 112 2105 101 115 0 0 0 0 0 0 1 0 99 1 0 0 3 228 101 2 0 0 0 0 0 0 0 0 100 2 0 0 3 227 102 4 0 1 0 0 0 0 0 0 100 3 0 0 0 35 6 12 0 0 0 0 9 0 0 0 100 4 0 0 0 124 51 102 0 0 0 0 0 0 0 0 100 5 0 0 14 26 3 8 0 0 0 0 266 0 0 0 100 6 0 0 7 34 6 43 2 1 2 0 1690 0 0 0 100 7 0 0 0 25 2 4 0 0 1 0 600 0 0 0 100 March 4, 2026 at 01:33:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2106 101 118 0 3 0 0 0 0 1 0 99 1 0 0 3 212 103 4 0 0 0 0 3 0 0 0 100 2 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 3 0 0 0 19 5 14 0 0 0 0 14 0 0 0 100 4 0 0 0 91 39 84 0 1 0 0 12 0 0 0 100 5 0 0 14 19 8 10 1 0 0 0 266 0 0 0 100 6 0 0 7 53 19 84 1 2 1 0 1688 0 0 0 99 7 0 0 0 14 2 10 0 2 0 0 601 0 0 0 100 March 4, 2026 at 01:33:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2338 102 534 8 93 1177 0 517 2 4 0 94 1 0 0 3 485 102 568 8 115 1151 0 612 1 3 0 96 2 0 0 115 333 102 272 18 78 1229 0 484 4 3 0 93 3 0 0 0 362 147 461 15 94 1358 0 488 2 4 0 95 4 1 0 0 248 2 462 9 83 1216 0 249 1 3 0 96 5 0 0 14 191 3 369 5 87 1331 0 606 1 2 0 97 6 1 0 7 193 10 401 9 91 1125 0 2009 1 4 0 95 7 0 0 0 248 51 417 6 91 1376 0 883 1 3 0 96 March 4, 2026 at 01:33:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2534 106 762 29 111 597 0 2147 10 3 0 88 1 0 0 3 638 107 732 29 131 524 0 1703 6 2 0 93 2 0 0 409 575 103 632 19 110 470 0 2247 5 2 0 92 3 2 0 0 504 117 770 31 123 563 0 1786 8 2 0 91 4 0 0 0 364 7 561 17 101 642 0 1547 3 2 0 95 5 0 0 14 307 3 496 12 72 448 0 1437 4 1 0 94 6 1 0 7 493 38 855 22 114 566 0 3042 5 2 0 93 7 1 0 0 265 7 410 28 74 532 0 1225 4 1 0 95 March 4, 2026 at 01:33:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 63 0 0 2167 107 194 0 9 8 9 157 0 1 0 99 1 912 0 116 256 113 83 1 12 6 10 179 0 0 0 99 2 105 0 3 259 104 87 0 9 8 17 188 0 0 0 100 3 759 0 3 41 1 49 1 6 10 14 6582 2 1 0 97 4 30 0 0 45 1 45 0 7 6 6 72 0 0 0 100 5 8 0 14 40 3 41 0 9 5 4 328 0 0 0 100 6 5 0 7 40 6 52 3 3 3 1 1725 0 0 0 99 7 1816 0 0 109 37 98 2 5 6 4 904 0 1 0 99 March 4, 2026 at 01:33:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 132 170 0 2 0 0 11 0 1 0 99 1 0 0 3 243 116 42 0 2 0 0 2 0 0 0 100 2 0 0 3 211 103 4 0 1 0 0 0 0 0 0 100 3 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 4 0 0 0 12 3 4 0 0 0 0 2 0 0 0 100 5 0 0 14 12 4 10 0 0 0 0 266 0 0 0 100 6 0 0 7 11 3 38 1 1 0 0 1768 0 0 0 99 7 0 0 0 40 14 34 0 3 0 0 601 0 0 0 100 March 4, 2026 at 01:33:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2119 107 120 0 0 0 0 7 0 1 0 99 1 0 0 3 273 134 64 0 0 0 0 0 0 0 0 100 2 0 0 3 210 103 4 0 0 0 0 0 0 0 0 100 3 0 0 0 16 3 14 0 2 0 0 5 0 0 0 100 4 0 0 0 17 4 12 0 0 0 0 33 0 0 0 100 5 0 0 14 20 10 12 1 0 0 0 266 0 0 0 100 6 1 0 7 13 3 42 0 0 0 0 1774 0 0 0 99 7 0 0 0 46 16 42 0 1 0 0 599 0 0 0 100 March 4, 2026 at 01:33:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 49 0 0 5398 106 7072 111 386 1133 0 18369 13 11 0 75 1 72 0 3 3185 114 6149 125 442 1043 0 16444 14 10 0 76 2 86 0 3 2811 108 5344 64 287 1151 0 14966 16 10 0 75 3 480 0 0 3135 135 6228 69 340 1214 0 13497 11 10 0 79 4 70 0 0 2161 10 4661 46 268 1225 0 10525 10 8 0 82 5 42 0 14 1731 15 3800 78 227 1221 0 9338 9 7 0 84 6 3 0 0 1698 11 3671 43 259 1184 0 8522 7 7 0 87 7 10 0 7 1710 28 3790 52 194 1182 0 13634 8 7 0 85 March 4, 2026 at 01:33:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 21 0 0 6949 109 10212 89 444 332 0 24579 24 15 0 61 1 17 0 14 5075 112 10392 92 479 357 0 24969 20 14 0 66 2 7 0 7 3717 114 7177 63 297 357 0 18807 16 10 0 74 3 9 0 0 4445 79 9186 59 349 361 0 19522 15 11 0 74 4 6 0 0 2844 11 6178 41 304 284 0 14401 13 9 0 78 5 4 0 14 2349 20 4845 29 186 362 0 12128 11 7 0 82 6 7 0 0 3013 20 6354 43 287 323 1 16475 14 9 0 77 7 26 0 0 2427 15 5217 27 174 270 0 13478 11 7 0 82 March 4, 2026 at 01:33:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 0 6937 107 10232 62 325 143 0 25350 24 15 0 61 1 10 0 10 5345 107 11137 55 347 122 0 26908 22 14 0 64 2 3 0 3 4248 111 8372 54 237 97 0 21461 19 12 0 69 3 12 0 0 4354 6 8832 61 274 92 0 17856 14 10 0 77 4 6 0 0 2718 10 5501 43 225 82 0 13007 12 7 0 81 5 5 0 14 1739 21 3501 16 136 72 0 9399 8 5 0 87 6 5 0 30 2572 20 5491 42 236 92 0 15608 13 8 0 78 7 5 0 0 2785 14 5752 35 131 104 0 14079 12 8 0 81 March 4, 2026 at 01:33:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 0 3493 117 3146 18 107 62 0 9383 9 6 0 86 1 1 0 10 1717 107 3156 20 111 32 0 9191 7 5 0 89 2 1 0 3 1156 105 1827 11 71 21 0 3985 4 2 0 94 3 8 0 0 1290 10 2722 20 90 30 0 7470 6 4 0 90 4 6 0 0 1064 2 2080 8 69 56 0 3626 3 2 0 94 5 1 0 14 488 11 1000 4 37 28 0 2819 2 1 0 96 6 0 0 0 1339 3 2830 14 93 37 0 5701 4 3 0 93 7 4 0 0 716 22 1503 13 49 20 0 3733 4 2 0 94 March 4, 2026 at 01:33:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2158 151 208 1 1 0 0 303 0 1 0 99 1 0 0 10 220 105 42 1 0 0 0 1480 0 0 0 99 2 0 0 3 213 102 4 0 0 0 0 2 0 0 0 100 3 0 0 0 29 9 24 0 1 0 0 16 0 0 0 100 4 0 0 0 21 1 20 0 2 0 0 0 0 0 0 100 5 0 0 14 15 8 8 0 0 0 0 566 0 0 0 100 6 0 0 0 19 4 20 0 1 0 0 310 0 0 0 100 7 0 0 0 10 1 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:33:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2255 151 423 0 58 827 0 300 0 3 0 97 1 0 0 10 349 103 332 4 63 860 0 1477 0 2 0 97 2 0 0 3 318 101 247 1 50 853 0 0 0 2 0 98 3 0 0 0 256 144 454 1 69 814 0 9 0 2 0 98 4 0 0 0 130 1 275 0 68 908 0 0 0 2 0 98 5 0 0 14 110 3 248 1 55 826 0 566 0 2 0 98 6 0 0 0 110 3 227 0 60 910 0 294 0 2 0 98 7 0 0 0 99 1 211 0 48 785 0 0 0 2 0 98 March 4, 2026 at 01:33:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2129 112 146 0 3 10 0 300 0 1 0 99 1 0 0 10 278 125 121 1 5 20 0 1473 0 1 0 99 2 0 0 3 223 102 30 0 2 22 0 2 0 0 0 100 3 0 0 0 55 30 40 0 2 15 0 9 0 0 0 100 4 0 0 0 77 18 102 0 6 8 0 0 0 0 0 100 5 0 0 16 18 3 20 2 4 6 0 567 0 1 0 99 6 0 0 0 22 2 28 0 1 7 0 294 0 0 0 100 7 1 0 0 18 2 23 0 2 5 0 5 0 0 0 100 March 4, 2026 at 01:33:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2121 115 138 0 2 0 0 300 0 1 0 99 1 0 0 10 210 103 34 0 0 0 0 1473 0 0 0 100 2 0 0 3 208 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 23 9 20 0 1 0 0 10 0 0 0 100 4 0 0 0 83 37 74 0 2 0 0 0 0 0 0 100 5 0 0 14 12 3 10 0 0 0 0 566 0 0 0 100 6 0 0 0 15 2 14 0 1 0 0 294 0 0 0 100 7 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:33:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 138 182 1 3 0 0 301 0 1 0 99 1 0 0 10 240 117 64 1 1 2 0 1473 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 2 0 0 0 100 3 0 0 0 22 8 16 1 0 0 0 9 0 0 0 100 4 0 0 0 14 3 6 0 0 0 0 2 0 0 0 100 5 0 0 14 10 3 8 0 0 0 0 566 0 0 0 100 6 0 0 0 11 3 6 0 0 0 0 295 0 0 0 100 7 0 0 0 12 2 6 0 2 0 0 1 0 0 0 100 March 4, 2026 at 01:33:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 110 0 1 0 0 300 0 1 0 99 1 0 0 10 279 136 102 1 0 0 0 1478 0 0 0 99 2 0 0 3 210 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 24 8 22 0 1 0 0 16 0 0 0 100 4 0 0 0 24 8 16 0 2 0 0 0 0 0 0 100 5 0 0 14 43 20 30 1 1 0 0 589 0 0 0 100 6 0 0 0 23 4 24 0 1 1 0 309 0 0 0 100 7 0 0 0 20 0 22 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:33:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2114 102 118 0 2 0 0 300 0 1 0 99 1 0 0 10 216 104 38 1 0 1 0 1473 0 0 0 99 2 0 0 3 213 102 10 0 1 1 0 2 0 0 0 100 3 0 0 0 22 8 18 0 0 1 0 9 0 0 0 100 4 0 0 0 112 53 104 0 0 0 0 2 0 0 0 100 5 0 0 14 13 4 10 1 0 0 0 567 0 0 0 100 6 0 0 0 13 4 8 0 0 0 0 296 0 0 0 100 7 0 0 0 18 1 14 0 0 1 0 1 0 0 0 100 March 4, 2026 at 01:33:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 103 0 0 1 0 300 0 1 0 99 1 0 0 10 214 103 38 1 1 1 0 1473 0 0 0 99 2 0 0 3 208 101 2 0 1 1 0 0 0 0 0 100 3 0 0 0 28 10 20 0 1 1 0 10 0 0 0 100 4 0 0 0 110 52 100 0 0 1 0 0 0 0 0 100 5 0 0 14 12 4 8 0 0 1 0 565 0 0 0 100 6 0 0 0 12 3 4 1 0 1 0 294 0 0 0 100 7 0 0 0 17 2 12 0 1 0 0 1 0 0 0 100 March 4, 2026 at 01:33:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 101 106 1 0 1 0 297 0 1 0 99 1 0 0 10 220 104 49 1 3 0 0 1473 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 2 0 0 0 100 3 0 0 0 22 8 16 1 0 0 0 7 0 0 0 100 4 0 0 0 108 51 102 0 0 0 0 0 0 0 0 100 5 0 0 14 10 3 8 0 0 0 0 567 0 0 0 100 6 0 0 0 9 2 4 0 0 0 0 294 0 0 0 100 7 0 0 0 11 0 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:33:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 43 0 0 5575 107 8271 73 239 81 0 27951 20 12 0 69 1 369 0 10 3341 112 6428 67 279 86 0 16467 13 9 0 78 2 21 0 3 2962 109 5444 43 185 131 0 13291 11 7 0 82 3 12 0 0 2880 9 5999 60 223 39 0 14658 14 7 0 78 4 43 0 0 1612 31 3247 22 169 55 0 9283 8 5 0 87 5 141 0 14 1408 11 2917 18 99 76 0 8542 6 4 0 90 6 54 0 0 2243 14 4728 25 156 129 0 11444 10 6 0 84 7 10 0 0 1533 7 3201 10 93 29 0 7557 7 4 0 89 March 4, 2026 at 01:33:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 0 6070 105 8328 79 359 103 0 22923 22 14 0 65 1 9 0 3 4918 111 9704 72 396 93 0 23994 20 13 0 66 2 9 0 10 4317 115 8361 44 255 86 0 18079 15 10 0 76 3 15 0 0 3973 16 8305 56 292 96 0 19534 16 10 0 74 4 6 0 0 2887 13 6050 32 233 99 0 15329 14 9 0 78 5 2 0 14 2252 20 4806 20 137 85 0 13071 11 7 0 82 6 9 0 0 3232 12 6862 46 243 76 0 14244 12 8 0 81 7 11 0 0 2832 16 6123 23 141 89 0 16800 14 9 0 77 March 4, 2026 at 01:33:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 0 6730 109 10127 92 483 917 0 26051 25 17 0 58 1 10 0 2 5034 114 10019 82 491 884 0 23963 20 15 0 66 2 13 0 12 4031 110 7860 65 368 836 0 18735 16 12 0 72 3 52 0 0 4836 157 10292 142 450 760 0 21600 18 13 0 70 4 15 0 0 2769 19 5806 57 380 871 0 13101 13 9 0 78 5 84 0 14 2102 10 4516 72 263 826 0 13001 12 8 0 80 6 2 0 0 3273 14 6907 49 333 928 0 14561 12 10 0 78 7 18 0 0 1862 8 3897 25 201 758 0 11215 9 7 0 85 March 4, 2026 at 01:33:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 3747 104 3515 29 144 54 0 8809 8 6 0 87 1 3 0 3 1886 109 3727 33 154 49 0 9205 7 5 0 88 2 4 0 10 1600 113 2879 24 121 46 0 7570 7 4 0 89 3 8 0 0 1503 73 3042 28 128 36 0 6737 5 4 0 91 4 0 0 7 990 5 1896 13 97 40 0 3506 3 2 0 95 5 2 0 14 453 6 925 6 53 50 0 2871 2 1 0 97 6 0 0 0 769 4 1605 8 91 40 0 3932 4 2 0 94 7 1 0 0 671 7 1306 8 54 37 0 3975 3 2 0 95 March 4, 2026 at 01:33:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 104 0 0 0 0 0 0 1 0 99 1 0 0 3 219 103 42 1 3 1 0 1219 0 0 0 100 2 0 0 17 221 108 18 0 2 0 0 265 0 0 0 100 3 0 0 0 86 37 81 0 2 1 0 0 0 0 0 100 4 0 0 0 15 2 4 0 0 0 0 0 0 0 0 100 5 0 0 14 9 2 4 0 0 0 0 565 0 0 0 100 6 0 0 0 39 16 36 0 2 0 0 0 0 0 0 100 7 0 0 0 14 3 8 0 1 0 0 594 0 0 0 100 March 4, 2026 at 01:33:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 108 0 0 0 0 4 0 1 0 99 1 0 0 3 215 103 36 1 0 0 0 1220 0 0 0 100 2 0 0 10 214 104 10 0 0 0 0 267 0 0 0 100 3 0 0 0 31 7 28 0 3 1 0 15 0 0 0 100 4 0 0 0 17 5 10 0 1 0 0 7 0 0 0 100 5 0 0 14 11 2 8 1 1 0 0 569 0 0 0 100 6 0 0 0 118 52 120 0 2 0 0 2 0 0 0 100 7 0 0 0 16 5 12 0 0 1 0 598 0 0 0 100 March 4, 2026 at 01:33:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 106 0 1 1 0 0 0 1 0 99 1 3 0 3 223 105 50 1 0 0 0 1232 0 1 0 99 2 0 0 10 210 102 8 0 0 0 0 297 0 0 0 100 3 0 0 0 31 8 28 0 0 0 0 14 0 0 0 100 4 0 0 0 13 3 6 0 0 1 0 21 0 0 0 100 5 0 0 14 14 8 6 0 0 0 0 566 0 0 0 100 6 0 0 0 112 51 110 0 1 2 0 0 0 0 0 100 7 0 0 0 21 4 22 0 1 0 0 594 0 0 0 100 March 4, 2026 at 01:33:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2172 106 233 0 29 202 0 0 0 1 0 99 1 0 0 3 267 102 146 1 22 208 0 1210 0 1 0 99 2 0 0 10 259 102 103 0 21 205 0 259 0 1 0 99 3 0 0 0 167 83 170 0 38 216 0 9 0 1 0 99 4 0 0 0 94 5 178 0 37 216 0 4 0 1 0 99 5 0 0 14 114 3 221 1 21 186 0 567 0 1 0 99 6 0 0 0 185 46 283 0 38 208 0 19 0 1 0 99 7 0 0 0 81 6 147 1 22 207 0 604 0 1 0 99 March 4, 2026 at 01:33:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2144 136 172 0 1 1 0 0 0 1 0 99 1 0 0 3 220 103 48 1 1 1 0 1210 0 0 0 100 2 0 0 10 207 102 2 0 0 1 0 259 0 0 0 100 3 0 0 0 21 7 14 0 0 1 0 8 0 0 0 100 4 0 0 0 19 3 10 0 0 1 0 0 0 0 0 100 5 0 0 14 11 4 6 0 0 1 0 567 0 0 0 100 6 0 0 0 15 2 6 0 1 1 0 0 0 0 0 100 7 0 0 0 47 20 44 0 3 0 0 595 0 0 0 100 March 4, 2026 at 01:33:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2103 100 106 0 1 0 0 1 0 1 0 99 1 0 0 3 218 103 40 0 1 0 0 1209 0 0 0 100 2 0 0 10 242 116 42 0 2 0 0 259 0 0 0 100 3 0 0 0 21 8 16 0 0 1 0 6 0 0 0 100 4 0 0 0 14 3 4 0 0 0 0 2 0 0 0 100 5 0 0 14 7 2 4 0 0 0 0 566 0 0 0 100 6 0 0 0 13 3 8 0 0 0 0 3 0 0 0 100 7 0 0 0 86 39 83 0 2 0 0 593 0 0 0 100 March 4, 2026 at 01:33:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6058 0 0 2423 108 745 311 53 144 1 2884 64 5 0 31 1 2286 0 3 620 103 678 328 47 110 7 3218 66 3 0 31 2 4657 0 584 700 122 1031 505 42 176 10 2905 65 4 0 31 3 1330 0 0 380 5 556 262 63 98 9 1863 67 2 0 31 4 3119 0 0 433 7 716 342 53 145 12 1989 66 3 0 31 5 2897 0 10 569 8 1036 500 55 107 7 2329 66 3 0 31 6 2107 0 14 459 6 792 379 44 83 11 2273 66 2 0 31 7 3028 0 0 560 25 924 468 48 135 4 2990 66 3 0 31 March 4, 2026 at 01:33:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2047 0 107 2561 114 666 357 40 33 0 2306 96 4 0 0 1 1133 0 3 893 109 1130 564 45 45 1 3510 97 3 0 0 2 1076 0 906 774 105 1120 594 35 65 4 2817 97 3 0 0 3 816 0 198 458 16 659 362 48 56 0 2664 97 3 0 0 4 36 0 0 764 17 1244 630 42 50 0 2699 97 3 0 0 5 696 0 0 519 10 634 358 46 45 2 3109 97 3 0 0 6 261 0 21 617 15 792 428 50 30 0 2854 98 2 0 0 7 1174 0 0 601 4 787 429 47 82 1 3184 97 3 0 0 March 4, 2026 at 01:33:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2308 117 279 140 18 19 0 893 50 2 0 49 1 0 0 3 515 103 521 251 16 27 0 2330 49 1 0 49 2 210 0 374 528 124 669 284 31 17 0 1525 48 1 0 51 3 517 0 0 300 4 478 246 31 31 0 1487 48 2 0 50 4 0 0 0 336 5 612 312 19 24 0 1133 49 1 0 50 5 3 0 0 214 1 247 141 20 24 0 1572 50 1 0 49 6 3 0 14 293 15 447 227 22 18 0 1538 50 1 0 49 7 2 0 0 242 8 327 173 22 33 0 1552 50 1 0 49 March 4, 2026 at 01:33:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 2123 113 132 0 2 0 0 10 0 1 0 99 1 0 0 3 304 145 128 1 1 0 0 1236 0 0 0 99 2 0 0 24 216 102 12 0 0 0 0 266 0 0 0 100 3 2 0 0 12 2 6 0 1 1 0 8 0 0 0 100 4 0 0 0 15 2 6 0 2 0 0 4 0 0 0 100 5 0 0 0 12 2 6 0 1 0 0 310 0 0 0 100 6 3 0 14 15 3 14 0 2 0 0 296 0 0 0 100 7 1 0 0 16 2 10 0 1 0 0 597 0 0 0 100 March 4, 2026 at 01:33:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2121 116 140 0 2 0 0 0 0 1 0 99 1 0 0 3 296 143 116 2 2 1 0 1229 0 0 0 99 2 0 0 10 207 102 2 0 0 0 0 259 0 0 0 100 3 0 0 0 10 2 6 0 1 0 0 0 0 0 0 100 4 0 0 0 10 1 2 0 0 0 0 0 0 0 0 100 5 0 0 0 10 1 4 0 0 0 0 300 0 0 0 100 6 0 0 14 14 3 18 0 1 0 0 267 0 0 0 100 7 0 0 0 11 2 6 0 0 0 0 595 0 0 0 100 March 4, 2026 at 01:33:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2162 155 216 0 2 0 0 7 0 1 0 99 1 0 0 3 244 113 68 1 1 0 0 1265 0 0 0 99 2 0 0 10 207 102 2 0 0 0 0 259 0 0 0 100 3 0 0 0 15 3 14 0 1 0 0 25 0 0 0 100 4 0 0 0 19 4 12 0 1 0 0 7 0 0 0 100 5 0 0 0 12 3 8 0 0 0 0 320 0 0 0 100 6 0 0 14 17 2 20 0 0 1 0 285 0 0 0 100 7 1 0 0 21 3 22 1 1 1 0 607 0 0 0 100 March 4, 2026 at 01:33:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 41 0 14 2699 113 1046 32 131 41 0 4200 14 3 0 83 1 5 0 3 683 126 712 32 79 37 0 6092 26 2 0 71 2 2 0 528 692 112 876 26 92 72 0 2774 5 3 0 93 3 2 0 0 636 7 1110 52 132 81 2 4707 18 2 0 80 4 2 0 9 531 4 894 25 110 41 0 2847 9 2 0 89 5 1 0 23 421 10 587 8 57 42 1 2866 8 2 0 91 6 3 0 14 561 3 942 31 111 73 1 2613 6 2 0 93 7 27 0 0 447 2 656 13 59 95 0 2348 4 1 0 95 March 4, 2026 at 01:33:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2224 103 369 2 82 909 0 7 0 4 0 96 1 0 0 3 346 103 323 2 98 1017 0 39 0 2 0 98 2 0 0 10 319 102 262 2 74 1012 0 259 0 3 0 97 3 0 0 0 316 169 450 2 82 1132 0 1 0 3 0 97 4 0 0 0 172 21 334 3 93 926 0 5 0 3 0 97 5 0 0 7 135 5 298 2 81 948 0 302 0 2 0 98 6 0 0 14 190 9 436 4 76 949 0 1358 0 4 0 96 7 0 0 0 117 2 251 1 65 994 0 552 0 3 0 97 March 4, 2026 at 01:33:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 112 2224 103 360 1 55 797 0 294 0 3 0 97 1 0 0 3 378 107 335 0 66 916 0 7 0 2 0 98 2 0 0 10 350 105 278 0 62 819 0 263 0 2 0 98 3 0 0 0 303 167 575 0 76 784 0 1 0 2 0 98 4 0 0 0 162 3 298 0 76 809 0 0 0 2 0 98 5 0 0 0 146 2 285 1 56 882 0 300 0 2 0 98 6 0 0 14 259 54 424 1 62 923 0 1395 0 2 0 98 7 0 0 0 128 5 220 0 63 814 0 307 0 2 0 98 March 4, 2026 at 01:33:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2109 103 111 0 0 0 0 294 0 1 0 99 1 0 0 3 229 109 21 0 2 0 0 7 0 0 0 100 2 0 0 10 208 102 2 0 0 0 0 259 0 0 0 100 3 0 0 0 8 1 2 0 0 0 0 0 0 0 0 100 4 0 0 0 11 1 2 0 0 0 0 0 0 0 0 100 5 0 0 0 10 2 4 0 0 0 0 302 0 0 0 100 6 0 0 14 39 14 64 1 1 0 0 1394 0 1 0 99 7 0 0 0 88 40 82 1 1 0 0 300 0 0 0 100 March 4, 2026 at 01:33:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2229 103 342 7 25 0 0 1224 1 1 0 98 1 0 0 3 377 129 252 5 18 5 0 592 1 0 0 98 2 0 0 94 264 120 66 4 6 5 0 587 4 0 0 96 3 0 0 0 87 2 131 4 18 1 0 343 1 0 0 99 4 0 0 0 62 2 64 1 7 0 0 113 0 0 0 100 5 1 0 0 64 3 82 0 7 3 0 550 1 0 0 99 6 0 0 14 62 3 119 2 3 1 0 1526 0 0 0 99 7 0 0 0 57 15 33 1 3 7 0 195 2 0 0 98 March 4, 2026 at 01:33:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2567 104 875 12 30 7 0 2301 8 2 0 90 1 0 0 3 534 103 515 19 49 28 0 3016 13 2 0 86 2 0 0 430 464 113 460 2 29 5 0 1641 4 1 0 95 3 0 0 0 474 38 736 13 23 19 0 1944 9 1 0 90 4 3 0 0 280 6 382 5 24 3 0 1199 2 1 0 97 5 22 0 0 211 11 253 4 22 3 0 877 1 0 0 98 6 0 0 14 340 5 530 10 24 8 0 3591 7 2 0 91 7 4 0 0 126 0 109 1 9 0 0 702 2 0 0 97 March 4, 2026 at 01:33:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2230 0 2 2265 106 452 9 92 944 8 4711 1 4 0 95 1 378 0 3 370 103 334 8 103 971 9 1121 1 3 0 96 2 131 0 10 384 108 364 1 90 1006 5 383 0 2 0 98 3 139 0 0 400 190 454 5 107 1092 8 861 0 3 0 97 4 24 0 0 168 2 338 1 104 972 10 422 0 2 0 97 5 11 0 0 265 3 506 1 77 741 1 67 0 3 0 97 6 328 0 14 156 2 335 4 94 918 4 1532 0 3 0 97 7 425 0 117 129 1 301 3 82 940 5 79 0 3 0 97 March 4, 2026 at 01:33:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2180 104 252 1 36 339 0 302 0 1 0 99 1 0 0 3 338 126 212 1 36 337 0 292 0 1 0 99 2 0 0 10 316 123 180 0 28 319 0 269 0 1 0 99 3 0 0 0 173 101 347 0 34 255 0 0 0 1 0 99 4 0 0 0 119 13 199 0 31 242 0 300 0 1 0 99 5 0 0 0 70 1 141 0 24 293 0 2 0 1 0 99 6 0 0 14 97 3 197 2 27 267 0 1480 0 1 0 99 7 0 0 0 55 0 104 0 24 197 0 0 0 0 0 100 March 4, 2026 at 01:33:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 103 108 0 0 1 0 300 0 1 0 99 1 0 0 3 212 103 4 1 0 1 0 294 0 0 0 100 2 0 0 10 285 141 78 0 0 0 0 265 0 0 0 100 3 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 4 0 0 0 22 2 16 0 0 1 0 300 0 0 0 100 5 0 0 0 11 1 10 0 1 0 0 1 0 0 0 100 6 0 0 14 12 3 38 2 0 0 0 1477 0 0 0 100 7 0 0 0 40 17 36 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:33:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 55 0 0 5355 110 7275 54 236 132 0 22027 17 10 0 72 1 29 0 3 3052 110 6020 59 251 91 0 18193 18 9 0 72 2 35 0 3 3124 111 6023 39 184 75 0 13378 12 7 0 81 3 213 0 7 3114 7 6470 43 201 91 0 14706 11 7 0 82 4 37 0 0 1951 16 3998 35 161 109 0 10492 9 6 0 86 5 11 0 0 1105 7 2330 20 87 50 0 7000 6 4 0 90 6 9 0 17 2044 8 4526 24 149 66 0 13191 8 6 0 86 7 311 0 0 1527 28 3238 23 94 94 0 9168 7 5 0 88 March 4, 2026 at 01:33:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 38 0 0 6406 110 9159 73 318 151 0 25965 25 15 0 60 1 12 0 3 5389 119 10873 90 397 98 0 22698 18 13 0 69 2 7 0 3 3982 113 7954 41 227 100 0 17556 16 10 0 74 3 3 0 7 4072 11 8682 68 284 95 0 19779 15 10 0 75 4 3 0 0 2928 13 5930 33 232 102 0 14696 13 8 0 79 5 9 0 0 2134 15 4479 21 138 87 0 14253 13 7 0 79 6 6 0 14 2925 12 6367 36 204 96 0 15918 13 8 0 79 7 2 0 0 2405 16 5109 15 117 96 0 13526 11 7 0 82 March 4, 2026 at 01:33:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 18 0 0 6698 108 9838 124 471 858 0 25658 24 17 0 59 1 9 0 3 5091 111 10046 84 494 910 0 22029 19 14 0 66 2 7 0 3 3896 108 7520 74 359 898 0 18238 16 11 0 73 3 5 0 0 4326 153 8858 83 415 878 0 18908 15 12 0 73 4 4 0 0 2695 22 5627 71 367 859 0 13440 13 9 0 78 5 6 0 7 2123 20 4422 53 266 820 0 11690 11 8 0 81 6 6 0 0 3474 14 7598 77 399 855 0 18949 15 11 0 75 7 6 0 14 2506 8 5296 41 255 872 0 12861 11 8 0 81 March 4, 2026 at 01:33:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 14 4226 105 4162 76 323 237 2 13357 16 9 0 76 1 2 0 10 2357 106 4285 77 301 219 0 11586 23 7 0 70 2 1 0 550 2080 116 3662 35 242 178 2 8674 10 5 0 85 3 2 0 0 1721 84 3337 52 227 166 0 10738 25 6 0 70 4 2 0 0 1567 26 2908 52 256 276 0 7835 11 5 0 84 5 1 0 16 1212 13 2133 28 162 166 0 5359 7 4 0 89 6 43 0 0 1922 8 3799 35 255 144 2 9310 11 5 0 84 7 46 0 14 1293 9 2460 20 146 158 1 6957 9 4 0 87 March 4, 2026 at 01:33:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 115 0 1 0 0 0 0 1 0 99 1 0 0 3 227 109 18 0 1 0 0 9 0 0 0 100 2 0 0 10 245 119 39 0 2 0 0 302 0 0 0 100 3 0 0 0 10 2 4 0 0 0 0 300 0 0 0 100 4 0 0 0 13 3 4 0 1 0 0 294 0 0 0 100 5 0 0 7 80 36 74 0 2 0 0 259 0 0 0 100 6 0 0 0 10 1 2 0 0 0 0 0 0 0 0 100 7 2 0 14 19 2 44 1 0 1 0 1398 0 0 0 100 March 4, 2026 at 01:34:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 112 2106 100 111 1 1 1 0 15 0 1 0 99 1 0 0 3 249 111 32 0 2 0 0 16 0 0 0 100 2 0 0 3 301 139 80 0 2 1 0 303 0 0 0 100 3 0 0 0 65 20 50 0 2 0 0 312 0 0 0 100 4 0 0 0 27 2 2 0 0 0 0 294 0 0 0 100 5 0 0 7 24 1 4 0 0 0 0 259 0 0 0 100 6 0 0 0 22 0 4 0 0 0 0 0 0 0 0 100 7 0 0 14 34 2 46 1 1 0 0 1398 0 0 0 100 March 4, 2026 at 01:34:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2110 102 120 1 0 0 0 17 0 1 0 99 1 0 0 3 212 103 4 0 0 0 0 0 0 0 0 100 2 0 0 3 216 105 8 1 0 0 0 302 0 0 0 100 3 0 0 0 91 42 82 1 0 0 0 310 0 0 0 100 4 0 0 0 11 2 2 0 0 0 0 294 0 0 0 100 5 0 0 7 19 7 10 0 0 0 0 265 0 0 0 100 6 0 0 0 45 18 44 0 2 0 0 5 0 0 0 100 7 0 0 14 22 2 50 1 0 1 0 1400 0 0 0 99 March 4, 2026 at 01:34:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2548 104 822 45 125 682 0 2148 9 4 0 87 1 9 0 3 825 109 1113 45 161 713 0 1702 5 4 0 92 2 0 0 437 558 104 678 22 127 801 0 1938 5 4 0 91 3 0 0 0 529 136 792 61 145 809 0 2167 12 3 0 85 4 0 0 0 415 4 736 37 153 775 0 1502 4 2 0 93 5 0 0 7 358 1 592 20 118 828 0 1775 4 3 0 92 6 0 0 4 515 41 873 32 123 759 0 1643 5 4 0 91 7 0 0 14 318 5 554 19 104 832 0 2271 3 3 0 94 March 4, 2026 at 01:34:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2409 118 675 10 111 1166 0 524 1 3 0 96 1 0 0 3 498 103 558 3 126 1247 0 272 0 2 0 97 2 0 0 101 379 105 381 7 100 1111 0 631 2 2 0 96 3 0 0 0 470 223 627 11 119 1157 0 1317 2 3 0 95 4 0 0 0 239 3 483 6 126 1147 0 665 1 3 0 96 5 0 0 7 186 2 374 8 104 1126 0 619 1 2 0 96 6 0 0 0 329 10 661 4 132 1159 0 277 1 2 0 97 7 0 0 14 241 26 423 7 94 1035 0 929 2 3 0 96 March 4, 2026 at 01:34:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 577 0 0 2143 102 140 0 12 7 4 215 0 1 0 99 1 16 0 3 261 106 50 0 6 4 6 50 0 0 0 100 2 2003 0 3 243 103 42 4 8 8 7 6958 2 1 0 96 3 23 0 0 81 23 106 1 6 7 3 1506 0 0 0 99 4 26 0 0 40 2 33 1 7 5 3 422 0 0 0 100 5 908 0 120 28 1 56 1 7 6 9 443 0 0 0 99 6 98 0 0 121 35 144 0 13 7 18 121 0 0 0 100 7 25 0 16 47 1 47 1 7 6 5 427 0 0 0 100 March 4, 2026 at 01:34:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 102 108 0 0 0 0 1 0 1 0 99 1 0 0 3 212 103 4 0 0 0 0 0 0 0 0 100 2 0 0 3 290 142 84 0 1 0 0 300 0 0 0 100 3 0 0 0 60 22 84 2 4 0 0 1521 0 0 0 99 4 0 0 0 17 3 16 0 2 0 0 295 0 0 0 100 5 0 0 7 8 1 4 0 0 0 0 259 0 0 0 100 6 0 0 0 8 0 2 0 0 0 0 0 0 0 0 100 7 0 0 14 7 2 4 0 0 0 0 267 0 0 0 100 March 4, 2026 at 01:34:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 101 109 0 1 0 0 3 0 1 0 99 1 0 0 3 216 105 10 0 0 0 0 4 0 0 0 100 2 0 0 3 317 155 118 0 1 0 0 312 0 0 0 100 3 0 0 0 32 9 56 1 0 0 0 1512 0 0 0 99 4 0 0 0 12 2 4 0 0 0 0 294 0 0 0 100 5 0 0 7 20 6 16 0 1 0 0 264 0 0 0 100 6 0 0 0 7 0 4 0 0 0 0 0 0 0 0 100 7 0 0 14 10 1 10 0 0 0 0 273 0 0 0 100 March 4, 2026 at 01:34:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 182 0 0 6589 106 9423 115 460 947 0 24118 22 15 0 63 1 10 0 3 4471 114 9056 109 492 986 0 22840 23 14 0 63 2 96 0 3 3897 122 7588 94 378 957 0 16823 15 10 0 75 3 45 0 7 3953 150 8059 105 420 904 0 19121 15 12 0 73 4 15 0 0 2858 17 6357 99 370 1084 0 21270 12 9 0 78 5 8 0 0 2079 13 4297 42 239 980 0 10218 9 8 0 83 6 15 0 14 2637 7 5488 57 326 964 0 14803 10 9 0 81 7 127 0 0 2082 6 4556 36 200 1041 0 10597 10 8 0 82 March 4, 2026 at 01:34:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 14 7044 107 10579 85 452 573 0 25029 22 15 0 63 1 13 0 3 5173 113 10458 98 479 613 0 24474 20 14 0 66 2 7 0 3 3749 111 7292 45 309 539 0 19985 18 11 0 71 3 5 0 7 3896 161 8052 63 388 581 0 20662 16 12 0 72 4 3 0 0 2937 23 6098 42 324 599 0 13655 12 8 0 80 5 4 0 0 2307 8 4793 34 227 551 0 11335 10 7 0 83 6 8 0 0 3241 16 6918 59 353 529 0 15762 14 9 0 77 7 5 0 0 2868 11 6060 44 235 618 0 13586 12 8 0 80 March 4, 2026 at 01:34:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 14 2520 102 953 13 43 14 0 2904 3 2 0 95 1 3 0 3 631 104 825 11 48 5 0 2395 2 1 0 97 2 7 0 3 538 105 603 10 28 8 0 1870 1 1 0 98 3 0 0 7 470 17 942 13 41 9 0 2836 1 1 0 97 4 0 0 0 353 42 721 4 34 6 0 1589 2 1 0 97 5 6 0 0 179 5 358 3 15 6 0 1405 1 1 0 99 6 0 0 0 280 4 535 5 24 6 0 1255 1 1 0 98 7 0 0 0 98 2 203 3 7 6 0 523 0 0 0 99 March 4, 2026 at 01:34:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2102 101 102 0 0 0 0 266 0 1 0 99 1 0 0 3 213 103 4 0 0 0 0 1 0 0 0 100 2 0 0 3 214 104 8 0 1 0 0 300 0 0 0 100 3 0 0 7 110 52 136 1 0 1 0 1471 0 0 0 99 4 0 0 0 28 7 22 0 2 0 0 9 0 0 0 100 5 0 0 0 11 2 4 0 0 0 0 300 0 0 0 100 6 0 0 0 12 2 6 1 0 0 0 294 0 0 0 100 7 0 0 0 7 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:34:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2111 101 116 1 1 0 0 266 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 224 107 22 0 0 0 0 314 0 0 0 100 3 0 0 7 109 52 136 0 0 0 0 1470 0 0 0 100 4 0 0 0 28 7 24 0 1 0 0 10 0 0 0 100 5 0 0 0 23 10 14 1 0 0 0 331 0 0 0 100 6 0 0 0 12 2 6 0 0 0 0 294 0 0 0 100 7 0 0 0 12 0 10 0 1 0 0 7 0 0 0 100 March 4, 2026 at 01:34:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2185 102 293 0 47 455 0 266 0 2 0 98 1 0 0 3 305 103 225 0 59 462 0 1 0 1 0 99 2 0 0 3 301 107 190 1 48 436 0 300 0 2 0 98 3 0 0 7 329 174 349 1 50 460 0 1469 0 2 0 98 4 0 0 0 114 8 219 0 49 528 0 9 0 1 0 99 5 0 0 0 213 2 439 0 43 497 0 300 0 1 0 99 6 0 0 0 94 1 190 0 51 540 0 294 0 2 0 98 7 0 0 0 86 0 186 0 30 461 0 0 0 1 0 99 March 4, 2026 at 01:34:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2104 101 110 0 0 0 0 266 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 217 105 8 1 0 0 0 300 0 0 0 100 3 0 0 7 12 3 38 1 0 0 0 1473 0 0 0 100 4 0 0 0 38 15 30 1 1 0 0 7 0 0 0 100 5 0 0 0 12 3 6 1 0 0 0 302 0 0 0 100 6 0 0 0 88 40 84 0 1 0 0 294 0 0 0 100 7 0 0 0 14 4 8 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:34:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2104 101 110 0 0 0 0 266 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 216 104 10 0 0 0 0 300 0 0 0 100 3 0 0 7 15 2 46 1 1 1 0 1467 0 0 0 100 4 0 0 0 22 8 16 0 0 0 0 9 0 0 0 100 5 0 0 0 9 2 4 0 0 0 0 300 0 0 0 100 6 0 0 0 11 2 4 0 0 0 0 294 0 0 0 100 7 0 0 0 104 49 100 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:34:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2105 102 114 0 0 0 0 270 0 1 0 99 1 0 0 3 214 104 8 0 0 0 0 4 0 0 0 100 2 0 0 3 216 105 10 0 0 0 0 301 0 0 0 100 3 0 0 7 14 3 40 1 0 1 0 1468 0 0 0 100 4 0 0 0 29 9 28 0 1 0 0 10 0 0 0 100 5 0 0 0 11 3 6 0 0 0 0 302 0 0 0 100 6 0 0 0 10 1 4 1 0 0 0 294 0 0 0 100 7 0 0 0 107 51 102 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:34:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2108 101 116 0 1 0 0 266 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 223 106 22 0 0 0 0 314 0 0 0 100 3 0 0 7 10 2 36 1 0 0 0 1467 0 0 0 100 4 0 0 0 25 9 16 1 0 0 0 30 0 0 0 100 5 0 0 0 18 9 8 0 0 1 0 305 0 0 0 100 6 0 0 0 10 1 6 0 0 0 0 294 0 0 0 100 7 0 0 0 112 50 110 0 0 0 0 7 0 0 0 100 March 4, 2026 at 01:34:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2107 101 112 1 0 1 0 266 0 1 0 99 1 0 0 3 210 102 4 0 0 1 0 0 0 0 0 100 2 0 0 3 218 105 12 1 0 0 0 301 0 0 0 100 3 0 0 7 10 2 36 1 0 0 0 1467 0 0 0 100 4 0 0 0 31 11 26 0 0 1 0 9 0 0 0 100 5 0 0 0 19 3 18 1 1 0 0 302 0 0 0 100 6 0 0 0 15 2 12 0 0 0 0 295 0 0 0 100 7 0 0 0 110 52 106 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:34:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 14 2103 101 112 0 1 0 0 279 0 1 0 99 1 0 0 3 302 146 97 0 3 1 0 0 0 0 0 100 2 0 0 3 216 104 6 0 0 1 0 300 0 0 0 100 3 0 0 7 12 3 36 1 0 1 0 1466 0 0 0 99 4 0 0 0 21 8 12 0 0 1 0 5 0 0 0 100 5 0 0 0 17 6 8 0 1 1 0 301 0 0 0 100 6 0 0 0 15 2 14 0 1 2 0 294 0 0 0 100 7 0 0 0 19 7 10 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:34:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 11 0 0 5988 104 8570 85 353 162 0 26049 22 14 0 63 1 4 0 7 4671 120 9597 91 361 98 0 20032 17 11 0 72 2 25 0 7 3648 124 6847 63 254 149 0 17611 18 9 0 73 3 9 0 7 4477 7 9954 78 310 76 0 26651 17 11 0 73 4 3 0 0 2162 11 4281 37 226 102 0 13415 11 7 0 82 5 5 0 0 1911 6 4057 17 116 100 0 12831 11 6 0 83 6 13 0 0 3097 13 6363 42 213 98 0 14430 12 8 0 80 7 3 0 14 1780 13 3758 21 114 71 0 10177 8 5 0 87 March 4, 2026 at 01:34:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 6324 110 9264 54 328 177 0 26469 25 16 0 59 1 8 0 4 4867 114 9813 69 377 128 0 22912 19 12 0 69 2 9 0 2 4048 113 7918 45 248 103 0 18047 16 10 0 74 3 5 0 0 4130 14 8721 38 292 83 0 19608 16 11 0 73 4 16 0 7 2797 11 5718 34 232 114 0 12523 11 7 0 82 5 7 0 0 2097 9 4542 19 135 114 0 14901 13 8 0 80 6 3 0 0 3458 8 7367 34 211 110 0 16629 14 9 0 78 7 2 0 14 2633 21 5345 21 134 66 0 12441 10 7 0 83 March 4, 2026 at 01:34:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 14 6438 106 9199 55 332 208 0 26112 24 15 0 61 1 4 0 3 4969 113 10047 54 354 115 0 22657 20 13 0 68 2 9 0 3 4202 122 8180 37 239 102 0 16707 15 10 0 75 3 3 0 0 3767 19 7767 45 289 107 0 18868 15 10 0 75 4 9 0 0 2443 9 5050 33 249 127 0 13841 12 8 0 80 5 5 0 7 2529 19 5267 18 144 68 0 14456 12 7 0 81 6 16 0 3 3718 12 7924 33 252 103 0 16480 14 9 0 77 7 8 0 0 2286 12 4771 23 153 117 0 14418 13 8 0 80 March 4, 2026 at 01:34:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2629 103 1259 15 96 702 0 2540 2 4 0 94 1 0 0 3 681 105 1021 6 98 748 0 2904 2 3 0 94 2 0 0 3 699 135 949 7 82 708 0 1685 2 3 0 96 3 0 0 0 417 121 603 9 79 660 0 2007 1 3 0 96 4 0 0 0 303 20 575 5 84 767 0 595 1 2 0 97 5 0 0 7 347 9 723 7 70 679 0 2156 1 2 0 97 6 0 0 0 311 2 679 6 77 762 0 1128 1 3 0 96 7 0 0 0 186 3 391 5 62 742 0 314 0 2 0 98 March 4, 2026 at 01:34:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2171 101 176 0 32 333 0 266 0 1 0 99 1 0 0 3 297 102 178 2 35 270 0 295 0 1 0 99 2 0 0 3 318 103 230 0 28 245 0 0 0 1 0 99 3 0 0 0 193 98 169 0 33 361 0 600 0 1 0 99 4 0 0 0 99 8 179 1 38 279 0 1 0 1 0 99 5 0 0 7 119 9 240 1 32 255 0 1476 0 1 0 99 6 0 0 0 225 48 287 0 39 252 0 0 0 1 0 99 7 0 0 0 78 1 147 0 26 298 0 0 0 1 0 99 March 4, 2026 at 01:34:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2108 101 107 0 1 1 0 272 0 1 0 99 1 0 0 3 217 104 10 0 0 0 0 298 0 0 0 100 2 0 0 3 229 109 30 0 1 1 0 17 0 0 0 100 3 0 0 0 23 3 18 0 0 0 0 599 0 0 0 100 4 0 0 0 14 3 6 0 0 0 0 14 0 0 0 100 5 0 0 7 16 4 44 0 1 0 0 1477 0 0 0 100 6 0 0 0 80 37 76 0 1 1 0 3 0 0 0 100 7 0 0 0 36 14 36 0 1 0 0 7 0 0 0 100 March 4, 2026 at 01:34:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2106 102 104 0 0 0 0 267 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 3 223 109 18 1 1 0 0 6 0 0 0 100 3 0 0 0 25 4 20 1 0 0 0 601 0 0 0 100 4 0 0 0 12 3 4 0 0 0 0 1 0 0 0 100 5 0 0 7 13 3 38 1 1 0 0 1469 0 0 0 100 6 0 0 0 9 1 4 0 0 0 0 0 0 0 0 100 7 0 0 0 107 51 102 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:34:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2106 101 108 1 1 0 0 266 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 3 255 123 48 0 3 0 0 9 0 0 0 100 3 0 0 0 22 3 14 0 0 0 0 601 0 0 0 100 4 0 0 0 24 4 26 0 1 0 0 14 0 0 0 100 5 0 0 7 16 8 34 1 0 1 0 1469 0 0 0 100 6 0 0 0 10 1 8 0 0 0 0 5 0 0 0 100 7 0 0 0 83 36 84 0 2 0 0 7 0 0 0 100 March 4, 2026 at 01:34:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2107 101 112 0 0 2 0 266 0 1 0 99 1 0 0 3 210 102 4 0 0 3 0 294 0 0 0 100 2 0 0 3 293 144 88 0 0 0 0 9 0 0 0 100 3 1 0 0 49 19 46 1 1 0 0 600 0 0 0 100 4 0 0 0 17 4 12 0 0 1 0 2 0 0 0 100 5 0 0 7 16 3 46 1 1 0 0 1469 0 0 0 100 6 0 0 0 13 2 8 0 0 0 0 1 0 0 0 100 7 0 0 0 9 1 4 0 0 0 0 1 0 0 0 100 March 4, 2026 at 01:34:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2105 101 114 0 2 0 0 266 0 1 0 99 1 0 0 3 213 102 4 0 1 1 0 295 0 0 0 100 2 0 0 3 223 109 16 0 0 1 0 6 0 0 0 100 3 0 0 0 116 54 110 0 1 1 0 600 0 0 0 100 4 0 0 0 11 3 2 0 0 1 0 0 0 0 0 100 5 0 0 7 12 4 36 0 0 1 0 1470 0 0 0 100 6 0 0 0 10 2 2 0 0 1 0 0 0 0 0 100 7 0 0 0 9 1 2 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:34:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 14 2573 105 936 483 39 29 0 2054 89 3 0 8 1 263 0 3 708 122 874 444 34 46 0 2264 89 2 0 8 2 1625 0 591 631 112 864 427 42 45 1 2202 89 3 0 8 3 3 0 0 429 10 631 336 47 29 0 2324 89 2 0 8 4 29 0 7 553 10 922 470 48 29 1 1964 90 2 0 8 5 0 0 7 454 12 716 382 48 37 0 1938 90 2 0 8 6 2 0 0 286 1 315 196 39 15 0 1373 90 1 0 8 7 11 0 0 543 4 934 444 61 29 0 3122 89 2 0 8 March 4, 2026 at 01:34:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 14 2581 106 854 463 39 34 0 2026 97 3 0 0 1 218 0 3 714 108 852 467 33 38 0 2446 97 3 0 0 2 3 0 662 598 124 658 372 41 32 0 1668 98 2 0 0 3 102 0 0 386 9 486 284 39 17 0 2002 98 2 0 0 4 188 0 0 428 7 690 362 49 20 0 1751 98 2 0 0 5 36 0 7 450 16 616 353 43 30 0 1477 99 1 0 0 6 36 0 0 490 5 732 402 41 29 0 1635 98 2 0 0 7 0 0 0 529 9 819 427 37 21 0 2831 98 2 0 0 March 4, 2026 at 01:34:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2528 123 765 398 34 19 0 2023 87 3 0 10 1 0 0 3 587 124 525 286 24 20 0 1114 87 1 0 11 2 0 0 549 449 112 408 230 27 16 0 1370 90 1 0 9 3 0 0 0 403 4 636 348 27 20 0 2098 90 2 0 8 4 0 0 0 395 6 540 306 34 18 0 1384 90 2 0 9 5 0 0 7 434 11 707 373 40 11 0 1890 89 2 0 9 6 0 0 0 434 3 586 326 30 8 0 1184 90 1 0 8 7 3 0 7 401 3 636 335 28 20 0 2412 89 2 0 9 March 4, 2026 at 01:34:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 14 2113 101 118 0 0 1 0 280 0 1 0 99 1 4 0 3 257 123 50 0 1 3 0 15 0 0 0 100 2 0 0 17 220 106 14 0 2 0 0 302 0 0 0 100 3 0 0 0 85 37 84 0 3 2 0 627 0 0 0 100 4 1 0 0 17 2 10 0 2 1 0 5 0 0 0 100 5 0 0 7 11 1 6 0 2 0 0 260 0 0 0 100 6 0 0 0 23 2 22 0 4 3 0 9 0 0 0 100 7 0 0 0 10 1 32 1 0 0 0 1222 0 0 0 100 March 4, 2026 at 01:34:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2104 101 115 0 1 1 0 267 0 1 0 99 1 0 0 3 216 105 8 0 0 0 0 4 0 0 0 100 2 0 0 3 222 107 14 0 0 0 0 294 0 0 0 100 3 0 0 0 127 59 123 1 2 1 0 605 0 0 0 100 4 0 0 0 10 1 4 0 2 0 0 0 0 0 0 100 5 0 0 7 10 3 6 0 1 0 0 261 0 0 0 100 6 0 0 0 15 2 10 0 2 0 0 0 0 0 0 100 7 0 0 0 16 2 44 1 1 0 0 1221 0 0 0 100 March 4, 2026 at 01:34:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2109 103 116 0 1 0 0 267 0 1 0 99 1 0 0 3 288 140 84 0 1 0 0 4 0 0 0 100 2 0 0 3 218 105 12 1 1 2 0 297 0 0 0 100 3 0 0 0 35 14 30 0 0 0 0 609 0 0 0 100 4 0 0 0 8 1 2 0 1 0 0 0 0 0 0 100 5 0 0 7 7 1 4 0 0 0 0 262 0 0 0 100 6 0 0 0 25 8 22 0 0 0 0 16 0 0 0 100 7 0 0 0 10 1 34 1 1 0 0 1223 0 0 0 100 March 4, 2026 at 01:34:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 15 2282 103 427 7 31 11 0 967 1 1 0 98 1 0 0 3 428 150 291 7 17 19 0 713 3 1 0 97 2 0 0 115 318 106 188 8 26 17 0 899 1 1 0 98 3 0 0 0 108 4 144 6 25 15 0 1064 1 0 0 99 4 0 0 0 134 3 206 9 25 11 0 439 1 0 0 99 5 23 0 7 109 2 163 1 16 9 0 624 1 0 0 99 6 0 0 0 136 8 219 4 19 28 0 618 2 0 0 97 7 0 0 0 81 2 128 5 6 15 0 1958 5 1 0 94 March 4, 2026 at 01:34:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 35 0 14 2530 103 824 19 86 92 11 3223 10 3 0 88 1 2 0 3 693 103 865 33 107 44 1 2815 8 2 0 90 2 1 0 409 543 141 529 14 55 22 0 2649 12 1 0 86 3 0 0 0 507 5 852 39 94 66 1 3117 4 2 0 94 4 0 0 0 462 8 713 13 71 87 0 1944 6 1 0 93 5 0 0 14 441 9 684 12 53 60 2 2710 6 2 0 92 6 0 0 14 314 2 434 15 56 11 0 1678 8 1 0 91 7 0 0 15 342 8 569 14 46 34 0 2440 3 1 0 96 March 4, 2026 at 01:34:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2211 104 351 1 60 871 0 267 0 3 0 97 1 0 0 3 305 103 225 2 69 876 0 1 0 3 0 97 2 0 0 3 310 106 231 1 66 741 0 277 0 3 0 97 3 0 0 0 261 140 411 2 79 882 0 322 0 2 0 98 4 0 0 0 96 2 213 1 76 913 0 1 0 3 0 97 5 0 0 7 96 2 224 2 66 789 0 261 0 3 0 97 6 0 0 0 164 2 352 2 69 821 0 298 0 3 0 97 7 0 0 7 188 46 329 2 54 784 0 1192 0 3 0 96 March 4, 2026 at 01:34:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2308 136 513 0 78 1038 0 271 0 3 0 97 1 0 0 3 498 118 550 0 89 1069 0 0 0 2 0 98 2 0 0 3 369 103 330 0 77 962 0 0 0 2 0 98 3 0 0 0 359 196 322 1 88 985 0 300 0 2 0 98 4 0 0 0 180 3 350 1 91 993 0 0 0 2 0 98 5 0 0 7 156 4 299 0 65 971 0 260 0 2 0 98 6 0 0 112 266 3 555 1 89 957 0 300 0 2 0 97 7 0 0 0 167 9 316 1 68 1145 0 1429 0 3 0 97 March 4, 2026 at 01:34:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2106 101 108 0 1 0 0 275 0 1 0 99 1 3 0 3 316 153 111 0 2 1 0 8 0 0 0 100 2 0 0 3 214 103 6 0 0 1 0 0 0 0 0 100 3 0 0 0 14 1 14 0 1 0 0 300 0 0 0 100 4 0 0 0 13 3 6 0 0 0 0 1 0 0 0 100 5 0 0 0 25 8 22 0 0 0 0 11 0 0 0 100 6 0 0 14 16 2 16 0 2 0 0 566 0 0 0 100 7 0 0 0 22 4 44 1 0 1 0 1434 0 0 0 100 March 4, 2026 at 01:34:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 14 2595 105 853 6 45 6 0 2560 4 2 0 94 1 0 0 3 552 118 449 2 21 8 0 1786 3 1 0 96 2 0 0 493 450 109 423 8 16 3 0 1500 2 1 0 96 3 0 0 0 326 18 467 11 37 3 0 1753 5 1 0 94 4 0 0 0 264 5 364 12 27 10 0 1514 10 1 0 89 5 0 0 0 287 4 405 6 10 29 0 2404 16 1 0 83 6 0 0 7 477 5 794 12 44 15 0 3060 7 1 0 91 7 0 0 0 497 10 848 14 24 14 0 3424 7 1 0 91 March 4, 2026 at 01:34:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2120 108 118 0 0 0 0 275 0 1 0 99 1 0 0 3 217 103 6 0 0 0 0 1 0 0 0 100 2 0 0 3 208 102 0 0 0 0 0 0 0 0 0 100 3 0 0 0 13 3 6 0 0 0 0 300 0 0 0 100 4 0 0 0 25 5 26 0 1 0 0 12 0 0 0 100 5 0 0 0 17 8 8 0 0 0 0 3 0 0 0 100 6 0 0 7 117 52 118 1 3 0 0 565 0 0 0 100 7 0 0 0 15 2 42 1 0 0 0 1427 0 0 0 100 March 4, 2026 at 01:34:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 303 0 14 2319 108 505 2 78 793 7 358 0 3 0 96 1 780 0 3 407 105 404 2 82 832 12 6598 2 3 0 95 2 1836 0 3 360 101 321 2 77 842 6 371 0 2 0 97 3 653 0 113 266 130 303 0 81 864 8 791 0 3 0 97 4 28 0 3 175 20 300 1 84 857 3 131 0 2 0 98 5 18 0 0 141 2 288 0 66 757 3 47 0 2 0 98 6 44 0 7 171 17 323 3 82 815 8 426 0 3 0 97 7 3 0 0 157 21 291 1 66 733 1 1454 0 3 0 97 March 4, 2026 at 01:34:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2257 131 409 1 42 375 0 273 0 2 0 98 1 0 0 3 359 119 279 0 43 462 0 1 0 1 0 99 2 0 0 3 361 105 315 1 34 375 0 8 0 1 0 99 3 0 0 0 207 118 182 1 41 433 0 600 0 1 0 99 4 0 0 0 95 4 174 0 37 430 0 1 0 1 0 99 5 0 0 0 106 2 213 0 33 387 0 2 0 1 0 99 6 0 0 7 101 2 197 0 46 427 1 259 0 1 0 99 7 0 0 0 102 6 224 1 28 416 0 1467 0 1 0 99 March 4, 2026 at 01:34:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 269 0 14 3424 105 2782 34 121 38 0 9408 8 5 0 87 1 9 0 3 2149 140 4572 37 135 39 0 15709 8 5 0 87 2 9 0 3 1276 108 2105 28 87 101 0 7156 9 3 0 88 3 48 0 0 1288 5 2630 32 107 32 0 6354 5 3 0 92 4 0 0 0 905 6 1768 19 88 21 0 4769 4 3 0 93 5 3 0 0 723 3 1674 6 41 27 0 4586 5 3 0 93 6 3 0 7 930 8 1908 11 75 43 0 4633 4 2 0 94 7 92 0 0 822 2 1711 9 50 19 0 5451 3 3 0 94 March 4, 2026 at 01:34:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 13 0 0 6682 110 9856 71 385 140 0 26154 25 15 0 60 1 8 0 17 5345 116 11318 75 427 143 0 26811 22 14 0 63 2 12 0 3 3817 110 7687 52 275 128 0 20237 19 11 0 70 3 6 0 0 4445 18 9087 66 299 143 0 22010 17 12 0 71 4 6 0 0 3197 14 6520 28 248 111 0 14060 12 8 0 80 5 4 0 10 1614 19 3286 12 137 78 0 9320 8 5 0 88 6 10 0 7 2938 10 6038 38 217 106 0 13312 10 7 0 83 7 1 0 0 2342 11 4971 28 135 110 0 12119 11 7 0 82 March 4, 2026 at 01:34:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 19 0 0 5164 106 6541 28 238 113 0 17515 17 10 0 72 1 3 0 3 3779 113 7797 31 287 89 0 17407 14 9 0 76 2 9 0 17 2875 116 5467 25 168 96 0 13311 11 7 0 82 3 8 0 0 2724 11 5881 27 213 58 0 14224 12 8 0 81 4 5 0 0 1514 17 3063 18 148 99 0 8501 8 5 0 87 5 1 0 0 982 18 1958 13 79 47 0 6205 4 3 0 92 6 4 0 7 2224 21 4689 28 149 96 0 10624 9 6 0 86 7 2 0 0 1725 7 3712 13 101 63 0 9972 9 5 0 86 March 4, 2026 at 01:34:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2202 104 317 0 48 653 0 300 0 3 0 97 1 0 0 3 326 111 239 1 62 610 0 12 0 2 0 98 2 0 0 17 312 102 237 0 54 652 1 266 0 2 0 98 3 0 0 0 208 119 399 0 51 563 0 301 0 2 0 98 4 0 0 0 105 2 230 0 57 697 0 2 0 2 0 98 5 0 0 0 95 4 229 1 42 659 0 1514 0 2 0 98 6 0 0 7 167 35 282 0 59 635 0 260 0 2 0 98 7 0 0 0 138 19 261 0 58 591 0 1 0 2 0 98 March 4, 2026 at 01:34:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 101 171 1 16 83 0 294 0 1 0 99 1 0 0 3 322 107 209 1 22 73 0 9 0 1 0 99 2 0 0 17 261 105 93 0 15 62 0 266 0 0 0 100 3 0 0 0 104 57 75 1 17 46 0 300 0 0 0 100 4 0 0 0 58 2 103 1 18 90 0 0 0 0 0 100 5 0 0 0 143 54 191 3 15 72 0 1515 0 1 0 99 6 0 0 7 49 2 81 1 20 85 0 259 0 0 0 100 7 0 0 0 58 2 88 1 13 98 0 0 0 0 0 100 March 4, 2026 at 01:34:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 109 1 2 0 0 295 0 1 0 99 1 0 0 3 230 111 20 1 1 0 0 10 0 0 0 100 2 0 0 17 218 103 10 1 0 0 0 266 0 0 0 100 3 0 0 0 38 16 35 0 2 0 0 300 0 0 0 100 4 0 0 0 11 2 6 0 1 0 0 2 0 0 0 100 5 0 0 0 38 16 60 1 0 1 0 1512 0 0 0 99 6 0 0 7 49 22 44 0 1 0 0 259 0 0 0 100 7 0 0 0 8 1 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:34:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 101 122 0 1 0 0 294 0 1 0 99 1 0 0 3 219 107 12 0 0 0 0 9 0 0 0 100 2 0 0 17 208 102 4 0 0 0 0 266 0 0 0 100 3 20 0 0 87 40 80 1 0 0 0 306 0 0 0 100 4 0 0 0 9 1 4 0 1 0 0 0 0 0 0 100 5 0 0 0 43 18 68 1 1 1 0 1516 0 0 0 100 6 0 0 7 6 1 2 0 0 0 0 259 0 0 0 100 7 1 0 0 11 2 6 0 0 0 0 5 0 0 0 100 March 4, 2026 at 01:34:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 120 0 2 0 0 297 0 1 0 99 1 0 0 3 237 111 36 0 1 0 0 21 0 0 0 100 2 0 0 17 215 102 8 1 1 0 0 274 0 0 0 100 3 0 0 0 90 42 87 0 1 0 0 300 0 0 0 100 4 0 0 0 15 2 12 0 0 0 0 12 0 0 0 100 5 0 0 0 41 20 58 0 0 0 0 1508 0 0 0 99 6 0 0 7 9 1 7 0 1 0 0 259 0 0 0 100 7 0 0 0 10 1 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:34:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 103 116 0 0 0 0 299 0 1 0 99 1 0 0 3 225 108 18 0 1 0 0 15 0 0 0 100 2 0 0 17 208 102 6 0 0 2 0 266 0 0 0 100 3 0 0 0 82 38 78 0 0 1 0 300 0 0 0 100 4 0 0 0 10 1 6 0 1 0 0 0 0 0 0 100 5 0 0 0 14 4 38 1 0 0 0 1509 0 0 0 100 6 0 0 7 38 15 38 0 1 2 0 259 0 0 0 100 7 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:34:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 112 1 0 0 0 294 0 1 0 99 1 0 0 3 225 107 14 1 0 1 0 9 0 0 0 100 2 0 0 17 212 102 12 1 1 0 0 266 0 0 0 100 3 0 0 0 11 3 6 0 0 1 0 300 0 0 0 100 4 0 0 0 11 2 6 0 0 0 0 2 0 0 0 100 5 0 0 0 15 4 38 2 0 0 0 1511 0 0 0 100 6 0 0 7 72 34 66 0 0 0 0 259 0 0 0 100 7 0 0 0 42 18 38 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:34:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 101 114 0 0 0 0 294 0 1 0 99 1 0 0 3 223 109 16 0 0 0 0 9 0 0 0 100 2 0 0 17 208 102 6 0 1 0 0 266 0 0 0 100 3 0 0 0 17 3 16 1 1 1 0 300 0 0 0 100 4 0 0 0 9 1 2 0 0 0 0 0 0 0 0 100 5 0 0 0 14 4 38 1 0 0 0 1509 0 0 0 100 6 0 0 7 6 1 2 0 0 0 0 259 0 0 0 100 7 0 0 0 107 51 102 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:34:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2112 102 114 0 0 0 0 295 0 1 0 99 1 0 0 3 221 108 14 0 0 0 0 10 0 0 0 100 2 0 0 17 208 102 4 0 1 0 0 266 0 0 0 100 3 0 0 0 11 3 6 0 0 0 0 300 0 0 0 100 4 0 0 0 13 3 6 0 0 0 0 3 0 0 0 100 5 0 0 0 16 5 40 1 0 1 0 1508 0 0 0 100 6 0 0 7 6 1 4 0 1 0 0 259 0 0 0 100 7 0 0 0 107 51 102 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:34:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 3451 101 2812 23 115 27 0 7400 8 5 0 87 1 0 0 3 2028 112 4312 30 114 61 0 16771 8 5 0 87 2 26 0 17 1440 104 2640 28 92 48 0 7112 6 4 0 90 3 18 0 0 1196 5 2529 23 94 33 0 6630 5 3 0 92 4 0 0 0 908 6 1824 12 83 71 0 6889 8 3 0 89 5 2 0 0 742 13 1498 8 57 40 0 5123 3 2 0 94 6 1 0 7 819 2 1749 15 71 36 0 4414 3 2 0 94 7 1 0 0 922 40 1817 11 43 11 0 3732 4 2 0 94 March 4, 2026 at 01:34:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 0 6432 108 9142 93 452 511 0 25426 22 15 0 63 1 13 0 3 4605 113 9117 105 476 510 0 24186 20 13 0 67 2 25 0 17 4166 111 8442 87 353 530 0 19544 17 11 0 72 3 16 0 0 4116 128 8286 72 390 594 0 19586 17 11 0 72 4 27 0 0 3151 22 6487 49 332 566 0 13318 12 9 0 79 5 5 0 0 2510 17 5167 37 238 449 0 13256 12 8 0 80 6 12 0 7 3476 10 7427 68 335 505 0 17219 15 10 0 75 7 12 0 0 2794 12 5869 38 228 549 0 12209 10 7 0 82 March 4, 2026 at 01:34:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 17 0 0 6330 109 9175 61 349 156 0 27511 26 15 0 59 1 5 0 3 5144 110 10406 66 409 98 0 25822 21 14 0 65 2 13 0 3 3928 119 7853 43 297 133 0 20740 19 12 0 70 3 2 0 14 4306 21 8932 60 324 113 0 21950 15 10 0 75 4 3 0 0 2788 18 5783 30 241 150 0 13714 13 8 0 79 5 4 0 0 1894 12 3914 15 124 58 0 10144 10 6 0 85 6 12 0 7 3212 11 6902 34 227 96 0 14960 13 8 0 79 7 3 0 0 2687 10 5663 25 128 90 0 10977 9 6 0 85 March 4, 2026 at 01:34:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 5 0 0 4758 104 5685 24 207 82 0 15011 13 9 0 78 1 10 0 10 2989 110 5884 44 211 97 0 14752 13 8 0 79 2 3 0 3 2466 108 4455 21 149 56 0 9557 8 5 0 87 3 5 0 14 2771 19 6041 27 179 118 0 16308 12 8 0 80 4 5 0 0 1976 18 4064 20 170 78 0 9327 8 5 0 87 5 7 0 0 1360 23 2821 5 81 77 0 9495 9 5 0 86 6 5 0 0 2247 7 4646 22 148 48 0 9507 9 5 0 86 7 2 0 0 1321 2 2812 7 82 109 0 7836 7 4 0 90 March 4, 2026 at 01:35:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 108 0 0 0 0 298 0 1 0 99 1 0 0 10 212 104 6 0 0 0 0 259 0 0 0 100 2 0 0 3 215 103 10 0 1 0 0 4 0 0 0 100 3 0 0 14 34 11 60 1 0 0 0 2085 0 0 0 99 4 0 0 0 12 3 6 0 0 0 0 0 0 0 0 100 5 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 6 0 0 0 13 2 6 0 1 0 0 0 0 0 0 100 7 1 0 0 16 3 14 0 1 0 0 2 0 0 0 100 March 4, 2026 at 01:35:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2115 103 118 1 2 0 0 305 0 1 0 99 1 0 0 10 212 104 6 0 0 0 0 259 0 0 0 100 2 0 0 3 210 101 6 0 1 0 0 4 0 0 0 100 3 0 0 14 30 11 56 1 0 1 0 2093 0 0 0 99 4 0 0 0 18 5 12 0 0 0 0 16 0 0 0 100 5 0 0 0 91 43 81 0 2 1 0 12 0 0 0 100 6 0 0 0 45 15 47 0 3 1 0 13 0 0 0 100 7 0 0 0 11 0 8 0 0 0 0 7 0 0 0 100 March 4, 2026 at 01:35:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2217 120 352 3 58 606 0 294 0 2 0 98 1 0 0 10 317 116 227 1 63 562 0 259 0 2 0 98 2 0 0 3 290 101 201 1 54 547 0 0 0 2 0 98 3 0 0 14 238 128 278 3 63 722 0 2082 0 2 0 97 4 0 0 0 104 4 200 0 48 480 0 0 0 2 0 98 5 0 0 0 222 8 450 1 57 574 0 0 0 2 0 98 6 0 0 0 126 12 253 1 69 621 0 0 0 1 0 99 7 0 0 0 88 0 207 1 52 658 1 0 0 2 0 98 March 4, 2026 at 01:35:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2170 115 231 1 18 73 0 294 0 1 0 99 1 0 0 10 255 104 90 0 20 102 0 259 0 0 0 100 2 0 0 3 246 101 75 0 15 65 0 0 0 0 0 100 3 0 0 14 139 71 159 1 14 98 0 2084 0 1 0 99 4 0 0 0 68 6 108 0 11 90 0 2 0 0 0 100 5 0 0 0 103 4 183 0 12 58 0 0 0 0 0 100 6 0 0 0 78 8 127 0 22 104 0 0 0 0 0 100 7 0 0 0 96 22 142 0 13 80 0 0 0 0 0 100 March 4, 2026 at 01:35:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2138 131 170 0 2 0 0 294 0 1 0 99 1 0 0 10 255 125 50 0 1 0 0 260 0 0 0 100 2 0 0 3 212 101 4 0 0 0 0 0 0 0 0 100 3 0 0 14 28 11 52 3 0 0 0 2085 0 0 0 99 4 0 0 0 12 2 6 0 0 0 0 0 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 15 2 8 0 0 0 0 1 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:35:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 102 110 0 1 0 0 295 0 1 0 99 1 0 0 10 319 155 113 0 2 0 0 260 0 0 0 100 2 0 0 3 214 101 12 0 1 0 0 0 0 0 0 100 3 0 0 0 29 11 50 2 0 2 0 1818 0 0 0 99 4 0 0 14 15 4 12 0 2 0 0 269 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:35:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2236 102 327 103 22 11 0 821 33 2 0 66 1 25 0 10 449 116 403 182 20 12 0 1326 32 1 0 66 2 1847 0 227 358 127 289 112 22 37 1 943 32 2 0 66 3 10 0 0 225 10 365 159 16 14 1 2450 33 1 0 66 4 4 0 21 203 4 403 167 29 22 0 1165 33 1 0 66 5 2 0 0 185 7 270 136 26 3 0 783 33 1 0 66 6 258 0 0 223 4 382 184 23 29 0 1084 32 1 0 66 7 0 0 6 205 11 304 135 24 13 0 629 33 0 0 67 March 4, 2026 at 01:35:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 20 0 0 2546 110 760 413 38 36 0 1893 97 3 0 0 1 1 0 10 616 105 625 360 39 48 0 2172 98 2 0 0 2 2 0 591 468 107 454 254 56 50 0 1661 98 2 0 0 3 5 0 0 452 32 696 367 50 24 0 3229 98 2 0 0 4 1 0 0 500 6 848 452 39 35 0 1764 98 2 0 0 5 5 0 0 508 5 807 435 36 29 0 1916 98 2 0 0 6 1 0 0 503 17 789 420 49 55 0 1830 98 2 0 0 7 2 0 14 557 9 905 480 38 29 0 1849 98 2 0 0 March 4, 2026 at 01:35:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 109 0 0 2484 110 714 385 28 45 0 1674 97 3 0 0 1 0 0 10 581 104 641 341 41 33 0 1784 98 2 0 0 2 0 0 507 464 102 473 266 45 25 0 1431 98 2 0 0 3 0 0 0 392 8 603 320 41 26 0 3103 98 2 0 0 4 149 0 0 497 8 778 423 40 33 0 1896 98 2 0 0 5 0 0 0 409 12 599 336 33 25 0 1584 98 2 0 0 6 0 0 0 433 4 708 390 35 22 0 1689 98 2 0 0 7 0 0 14 464 39 653 356 35 28 0 1683 98 2 0 0 March 4, 2026 at 01:35:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2401 108 484 271 28 28 0 1335 79 2 0 19 1 3 0 10 427 104 313 177 25 13 0 1412 78 2 0 21 2 0 0 381 412 104 354 192 35 17 0 1024 78 1 0 21 3 0 0 0 367 17 607 317 40 26 0 3026 80 2 0 19 4 0 0 0 339 5 477 269 29 18 0 1067 81 1 0 18 5 0 0 0 335 7 489 273 24 8 0 1084 79 1 0 20 6 0 0 0 348 6 559 298 27 17 0 1272 78 1 0 21 7 0 0 14 440 26 660 329 33 13 0 1615 77 1 0 21 March 4, 2026 at 01:35:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2165 146 139 1 5 0 0 314 0 1 0 99 1 0 0 10 214 103 8 0 1 0 0 267 0 0 0 100 2 0 0 17 214 103 8 0 3 0 0 3 0 0 0 100 3 1 0 0 24 4 48 3 2 0 0 1826 0 0 0 99 4 0 0 0 12 1 4 0 1 0 0 1 0 0 0 100 5 5 0 0 13 2 8 0 2 0 0 10 0 0 0 100 6 0 0 0 13 2 4 0 0 0 0 3 0 0 0 100 7 2 0 14 101 12 92 0 1 0 0 272 0 0 0 100 March 4, 2026 at 01:35:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2172 158 226 1 0 0 0 310 0 1 0 99 1 0 0 10 214 103 10 0 1 0 0 263 0 0 0 100 2 0 0 3 213 102 6 0 1 0 0 3 0 0 0 100 3 0 0 0 20 5 49 1 2 1 0 1833 0 0 0 99 4 0 0 0 15 2 8 0 1 0 0 9 0 0 0 100 5 0 0 0 28 10 24 0 2 3 0 12 0 0 0 100 6 0 0 0 9 1 4 0 0 0 0 0 0 0 0 100 7 0 0 14 23 2 23 2 0 0 0 275 0 0 0 100 March 4, 2026 at 01:35:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 102 1 0 0 0 294 0 1 0 99 1 0 0 10 310 152 106 0 1 0 0 259 0 0 0 100 2 0 0 3 211 102 6 0 1 0 0 0 0 0 0 100 3 0 0 0 27 9 52 1 0 0 0 1834 0 0 0 99 4 0 0 0 13 2 4 0 0 0 0 0 0 0 0 100 5 0 0 0 12 2 8 0 1 2 0 0 0 0 0 100 6 0 0 0 12 1 12 0 1 1 0 0 0 0 0 100 7 0 0 14 17 1 16 1 0 2 0 266 0 0 0 100 March 4, 2026 at 01:35:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2402 101 592 16 72 18 0 1684 2 2 0 96 1 0 0 10 628 146 686 22 71 24 0 1706 3 1 0 96 2 0 0 241 498 102 578 8 59 20 1 1400 2 1 0 97 3 0 0 0 215 10 358 17 35 58 0 2991 11 1 0 88 4 0 0 0 234 8 336 9 42 27 0 1745 5 1 0 95 5 23 0 0 244 2 388 11 32 8 0 1062 4 1 0 96 6 0 0 0 259 3 407 10 49 49 0 1450 5 1 0 94 7 0 0 14 173 1 232 5 15 73 0 995 2 1 0 98 March 4, 2026 at 01:35:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2367 104 467 16 63 18 0 1927 11 2 0 87 1 0 0 10 661 143 700 22 90 38 0 2617 7 2 0 92 2 0 0 283 467 105 433 10 55 49 0 2359 7 1 0 92 3 0 0 9 344 2 633 21 67 47 0 2621 4 2 0 94 4 0 0 14 228 5 322 8 46 18 0 1911 6 1 0 93 5 0 0 7 278 7 418 6 40 29 0 1259 2 1 0 97 6 1 0 0 240 3 373 9 51 21 1 1475 6 1 0 93 7 36 0 14 209 7 296 6 23 35 0 2203 6 1 0 93 March 4, 2026 at 01:35:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2112 101 112 0 1 0 0 1 0 1 0 99 1 0 0 10 218 106 10 0 0 0 0 554 0 0 0 100 2 0 0 3 310 151 104 0 2 0 0 0 0 0 0 100 3 0 0 0 12 1 34 1 1 1 0 1128 0 0 0 100 4 0 0 0 21 5 11 1 2 1 0 603 0 0 0 100 5 0 0 0 20 2 14 0 0 0 0 1 0 0 0 100 6 0 0 7 11 2 8 0 2 0 0 0 0 0 0 100 7 0 0 14 24 7 16 1 0 0 0 275 0 0 0 100 March 4, 2026 at 01:35:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2124 101 108 0 1 0 0 14 0 1 0 99 1 0 0 10 231 104 14 0 0 1 0 561 0 0 0 100 2 0 0 3 328 152 106 0 1 1 0 3 0 0 0 100 3 0 0 0 31 3 38 1 1 1 0 1132 0 0 0 100 4 0 0 112 20 4 19 0 1 2 0 630 0 0 0 100 5 0 0 0 48 11 18 0 0 0 0 8 0 0 0 100 6 0 0 0 28 2 9 0 2 0 0 0 0 0 0 100 7 0 0 14 44 8 30 1 2 0 0 290 0 0 0 100 March 4, 2026 at 01:35:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2187 104 293 4 48 712 0 3 0 3 0 97 1 0 0 10 351 104 336 1 68 758 0 552 0 2 0 98 2 0 0 3 440 142 409 2 45 730 0 0 0 3 0 97 3 0 0 0 216 122 229 1 58 742 0 1129 0 3 0 97 4 0 0 7 99 5 212 0 64 860 0 603 0 3 0 97 5 0 0 0 124 11 249 0 59 810 0 0 0 2 0 98 6 0 0 0 96 2 206 1 71 700 0 0 0 3 0 97 7 0 0 14 104 8 226 1 57 860 0 273 0 3 0 97 March 4, 2026 at 01:35:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2778 121 1272 23 161 956 0 2875 6 4 0 90 1 1 0 3 836 105 1113 27 165 1177 0 2413 7 4 0 90 2 0 0 493 739 108 1022 18 123 979 0 1954 4 3 0 92 3 0 0 0 740 210 1045 22 134 1212 0 3319 13 4 0 83 4 0 0 0 486 6 823 18 124 1251 0 1805 3 3 0 94 5 0 0 0 361 10 566 10 96 966 0 1715 11 3 0 87 6 0 0 7 526 10 910 20 123 1018 0 2051 8 3 0 89 7 2 0 14 349 7 536 14 90 1046 0 1844 4 3 0 94 March 4, 2026 at 01:35:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2153 150 208 0 2 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 3 215 103 8 0 1 0 0 0 0 0 0 100 3 0 0 0 22 8 46 1 0 1 0 1135 0 0 0 99 4 0 0 0 16 4 6 0 0 2 0 601 0 0 0 100 5 0 0 0 9 3 4 0 1 0 0 0 0 0 0 100 6 0 0 7 11 3 6 0 0 0 0 259 0 0 0 100 7 0 0 14 12 1 8 0 0 0 0 266 0 0 0 100 March 4, 2026 at 01:35:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 2148 111 140 0 4 3 1 21 0 1 0 99 1 15 0 3 321 143 112 1 6 2 2 403 0 0 0 100 2 1824 0 3 252 103 57 2 10 5 7 391 0 1 0 99 3 961 0 114 44 7 117 1 13 10 15 1385 0 1 0 99 4 190 0 0 52 4 73 2 15 6 9 1985 0 0 0 99 5 21 0 2 41 1 57 0 14 8 9 129 0 0 0 100 6 637 0 7 42 3 33 1 8 4 2 5577 2 1 0 97 7 2 0 14 31 1 19 1 6 3 2 311 0 0 0 100 March 4, 2026 at 01:35:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 2 0 0 0 0 294 0 0 0 100 2 0 0 3 282 137 78 0 1 0 0 0 0 0 0 100 3 0 0 0 51 21 76 1 2 0 0 1220 0 0 0 99 4 0 0 0 27 6 28 0 1 0 0 615 0 0 0 100 5 0 0 0 16 7 10 0 1 0 0 6 0 0 0 100 6 0 0 7 12 3 8 0 0 0 0 259 0 0 0 100 7 0 0 14 12 1 12 0 0 0 0 273 0 0 0 100 March 4, 2026 at 01:35:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 28 0 0 3590 102 3132 75 247 679 0 12025 13 8 0 79 1 258 0 2 2089 107 4169 59 257 664 0 12955 8 7 0 85 2 60 0 4 1682 106 2986 44 188 714 0 6563 5 5 0 90 3 71 0 0 1882 162 3780 49 213 680 0 10155 7 7 0 86 4 187 0 0 1093 11 2325 59 229 692 0 4902 5 4 0 91 5 53 0 0 1097 9 2582 27 157 688 0 8350 5 5 0 90 6 15 0 7 1395 10 2955 41 201 724 0 5547 5 5 0 90 7 2 0 14 746 2 1742 72 178 644 0 4323 4 3 0 93 March 4, 2026 at 01:35:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 6810 108 9965 83 452 703 0 24751 23 15 0 61 1 17 0 3 5235 110 10994 97 518 726 0 26013 22 15 0 64 2 7 0 3 4094 108 7940 60 336 619 0 17169 16 11 0 73 3 20 0 0 4146 159 8460 94 465 649 0 21617 17 12 0 71 4 3 0 0 2911 15 6053 48 351 781 0 15541 13 9 0 78 5 10 0 0 2034 9 4378 30 243 767 0 10833 10 7 0 83 6 3 0 7 3746 18 8119 61 355 723 0 17817 14 10 0 76 7 8 0 14 1868 14 3917 35 220 636 0 9763 9 6 0 85 March 4, 2026 at 01:35:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 0 5171 105 6553 39 237 68 0 14156 13 9 0 78 1 10 0 3 2575 127 4959 47 249 71 0 14887 12 8 0 80 2 13 0 3 2464 108 4658 30 158 44 0 11453 11 7 0 83 3 7 0 0 2808 14 5790 31 210 59 0 13082 10 7 0 84 4 4 0 7 1689 11 3520 21 160 51 0 9721 8 5 0 87 5 2 0 0 1355 16 2841 14 107 72 0 8126 8 5 0 88 6 1 0 0 1930 7 4085 21 155 42 0 8789 8 5 0 87 7 13 0 14 1515 6 3187 21 98 52 0 8627 7 4 0 89 March 4, 2026 at 01:35:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2108 102 110 1 0 0 0 303 0 1 0 99 1 1 0 3 253 122 74 0 1 0 0 1217 0 0 0 100 2 1 0 3 245 118 40 0 2 0 0 1 0 0 0 100 3 1 0 0 39 16 38 0 3 0 0 301 0 0 0 100 4 0 0 7 17 6 10 0 0 0 0 262 0 0 0 100 5 0 0 0 23 8 18 0 0 0 0 311 0 0 0 100 6 0 0 0 10 2 8 0 1 0 0 5 0 0 0 100 7 1 0 14 14 1 12 0 2 0 0 268 0 0 0 100 March 4, 2026 at 01:35:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2115 101 119 1 2 0 0 301 0 1 0 99 1 0 0 3 215 103 36 1 1 0 0 1221 0 0 0 100 2 0 0 3 237 116 33 0 1 0 0 0 0 0 0 100 3 0 0 0 82 38 76 1 1 0 0 300 0 0 0 100 4 0 0 7 13 4 6 0 0 0 0 259 0 0 0 100 5 0 0 0 30 14 22 0 0 0 0 311 0 0 0 100 6 0 0 0 8 1 6 0 1 0 0 0 0 0 0 100 7 0 0 14 22 1 24 0 1 0 0 277 0 0 0 100 March 4, 2026 at 01:35:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2197 104 289 2 47 570 0 305 0 2 0 98 1 0 0 3 303 104 237 4 66 533 0 1218 0 2 0 98 2 0 0 3 498 137 543 0 70 515 0 0 0 2 0 98 3 0 0 0 223 123 222 2 68 584 0 296 0 2 0 98 4 0 0 7 107 6 215 2 62 560 0 262 0 2 0 98 5 0 0 0 123 11 238 0 61 587 0 303 0 1 0 98 6 0 0 0 95 1 212 0 64 560 0 0 0 2 0 98 7 0 0 14 133 16 247 0 55 522 0 267 0 2 0 98 March 4, 2026 at 01:35:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2149 101 187 0 14 103 0 300 0 1 0 99 1 0 0 7 259 102 128 1 15 136 0 1213 0 1 0 99 2 0 0 7 367 137 253 0 12 79 0 0 0 1 0 99 3 1 0 0 108 56 88 0 18 112 0 309 0 0 0 100 4 0 0 7 89 19 128 0 8 92 0 259 0 0 0 100 5 20 0 0 70 10 96 1 12 57 0 309 0 0 0 100 6 0 0 0 59 2 96 0 16 98 0 0 0 1 0 99 7 0 0 14 63 3 107 0 11 106 0 267 0 0 0 100 March 4, 2026 at 01:35:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 104 1 0 0 0 300 0 1 0 99 1 0 0 3 213 102 34 2 0 0 0 1209 0 0 0 100 2 0 0 3 214 102 14 0 1 0 0 0 0 0 0 100 3 0 0 0 12 2 6 0 0 0 0 300 0 0 0 100 4 0 0 7 113 54 106 0 0 0 0 259 0 0 0 100 5 0 0 0 20 7 16 0 1 0 0 305 0 0 0 100 6 0 0 0 7 1 4 0 1 0 0 0 0 0 0 100 7 0 0 14 14 1 10 1 0 0 0 266 0 0 0 100 March 4, 2026 at 01:35:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 106 0 0 0 0 300 0 1 0 99 1 0 0 3 210 102 32 1 0 2 0 1208 0 0 0 100 2 0 0 3 211 102 6 0 0 0 0 0 0 0 0 100 3 0 0 0 16 2 16 0 2 0 0 300 0 0 0 100 4 0 0 7 113 54 108 0 1 0 0 259 0 0 0 100 5 0 0 0 19 7 14 0 0 0 0 303 0 0 0 100 6 0 0 0 8 1 2 0 0 0 0 0 0 0 0 100 7 0 0 14 13 1 10 0 0 0 0 266 0 0 0 100 March 4, 2026 at 01:35:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 112 1 1 0 0 307 0 1 0 99 1 1 0 3 212 102 36 1 0 0 0 1217 0 0 0 100 2 0 0 3 209 102 4 0 0 0 0 0 0 0 0 100 3 0 0 0 14 2 10 1 1 0 0 305 0 0 0 100 4 0 0 7 88 40 82 0 2 0 0 259 0 0 0 100 5 0 0 0 64 29 50 2 1 0 0 307 0 0 0 100 6 0 0 0 8 1 4 0 0 0 0 0 0 0 0 100 7 0 0 14 20 3 20 0 1 0 0 273 0 0 0 100 March 4, 2026 at 01:35:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 110 0 1 1 0 301 0 1 0 99 1 0 0 3 210 102 34 0 0 0 0 1208 0 0 0 100 2 0 0 3 209 102 4 0 0 0 0 0 0 0 0 100 3 0 0 0 16 3 10 0 1 0 0 301 0 0 0 100 4 0 0 7 22 4 14 0 1 0 0 259 0 0 0 100 5 0 0 0 27 8 24 0 1 0 0 303 0 0 0 100 6 0 0 0 109 51 106 0 1 0 0 0 0 0 0 100 7 0 0 14 11 1 10 0 1 2 0 266 0 0 0 100 March 4, 2026 at 01:35:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 101 120 0 4 1 0 300 0 1 0 99 1 0 0 3 213 103 34 1 0 0 0 1210 0 0 0 100 2 0 0 3 213 104 8 0 0 0 0 0 0 0 0 100 3 0 0 0 13 3 7 0 1 1 0 300 0 0 0 100 4 0 0 7 17 5 6 0 0 0 0 259 0 0 0 100 5 0 0 0 25 9 20 0 0 1 0 306 0 0 0 100 6 0 0 0 114 52 114 0 1 1 0 0 0 0 0 100 7 0 0 14 10 2 6 1 1 0 0 266 0 0 0 100 March 4, 2026 at 01:35:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 3897 107 4082 27 116 40 0 11621 9 6 0 85 1 3 0 5 1753 104 3290 27 109 72 0 12185 7 4 0 89 2 11 0 2 1571 106 2880 16 63 56 0 9112 7 5 0 88 3 5 0 0 1347 5 2825 22 93 48 0 8513 10 4 0 86 4 5 0 21 1172 7 2547 12 97 23 0 7531 5 3 0 92 5 2 0 0 1320 15 2823 13 67 54 0 6522 6 4 0 90 6 1 0 0 1320 39 2657 15 103 33 0 6615 5 3 0 92 7 0 0 0 856 7 1827 9 47 65 0 4534 4 2 0 94 March 4, 2026 at 01:35:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 12 0 2 6611 111 9606 74 373 155 0 24866 24 15 0 61 1 6 0 2 5132 117 10355 81 395 87 0 26148 21 13 0 66 2 34 0 4 4177 107 8245 54 250 88 0 18821 17 10 0 72 3 8 0 21 4321 19 8944 56 329 82 0 20675 16 11 0 73 4 9 0 0 2792 16 5796 35 236 129 0 15395 13 8 0 78 5 4 0 0 1726 13 3561 17 118 72 0 9516 9 5 0 86 6 1 0 0 3394 10 7144 41 227 84 0 15838 14 9 0 78 7 6 0 0 2184 14 4581 19 115 64 0 12570 11 7 0 83 March 4, 2026 at 01:35:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 21 0 0 6302 113 9198 59 376 146 0 27400 26 16 0 58 1 14 0 3 4725 117 9260 68 408 83 0 20893 18 11 0 71 2 6 0 3 3830 111 7505 52 259 123 0 20009 16 10 0 73 3 19 0 7 4560 15 9616 51 332 59 0 21118 16 11 0 72 4 2 0 14 2970 15 5925 31 267 125 0 13846 12 8 0 80 5 8 0 0 2374 16 5086 28 166 67 0 14449 13 8 0 79 6 8 0 0 3009 11 6468 39 216 123 0 16337 13 9 0 78 7 2 0 0 2678 12 5536 18 122 42 0 9952 9 6 0 85 March 4, 2026 at 01:35:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 6 0 0 4838 109 5800 25 277 641 0 16042 14 11 0 75 1 8 0 3 3019 112 6163 19 304 634 0 14452 13 9 0 78 2 3 0 3 2558 110 4807 24 201 515 0 11093 9 8 0 83 3 7 0 7 2525 119 5112 20 230 627 0 11632 9 8 0 82 4 2 0 14 1867 12 4012 17 201 641 0 10108 9 7 0 84 5 0 0 0 1504 8 3076 10 138 499 0 6134 5 5 0 90 6 6 0 0 2147 17 4541 18 193 549 0 9861 9 8 0 84 7 3 0 0 1509 17 3289 10 136 648 0 8138 7 7 0 86 March 4, 2026 at 01:35:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2220 123 332 0 47 519 0 0 0 2 0 98 1 0 0 3 351 113 270 0 52 550 0 301 0 1 0 99 2 0 0 3 327 104 285 3 45 469 0 1507 0 1 0 98 3 0 0 7 232 130 403 2 62 520 0 259 0 2 0 98 4 0 0 14 107 6 224 1 52 582 0 559 0 1 0 99 5 0 0 2 128 16 241 1 51 533 0 1 0 1 0 99 6 0 0 0 117 2 239 1 54 554 0 0 0 1 0 99 7 0 0 0 111 7 213 0 41 492 0 9 0 1 0 99 March 4, 2026 at 01:35:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 104 0 0 0 0 14 0 1 0 99 1 0 0 3 214 103 8 1 1 0 0 302 0 0 0 100 2 0 0 3 229 110 56 1 0 0 0 1528 0 0 0 99 3 0 0 7 20 2 16 0 1 0 0 270 0 0 0 100 4 0 0 14 14 4 6 1 0 0 0 561 0 0 0 100 5 0 0 0 110 50 107 0 3 1 0 3 0 0 0 100 6 0 0 0 13 1 18 0 3 1 0 5 0 0 0 100 7 0 0 0 16 4 12 1 0 0 0 13 0 0 0 100 March 4, 2026 at 01:35:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 100 0 0 0 0 0 0 1 0 99 1 0 0 3 213 103 8 0 2 1 0 302 0 0 0 100 2 0 0 3 223 108 46 1 0 1 0 1511 0 0 0 99 3 0 0 7 13 2 10 0 1 0 0 259 0 0 0 100 4 0 0 14 12 4 8 0 0 1 0 559 0 0 0 100 5 0 0 0 33 11 24 0 0 0 0 0 0 0 0 100 6 0 0 0 86 40 82 0 1 0 0 0 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:35:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 104 0 0 0 0 0 0 0 0 100 1 0 0 3 253 119 51 0 2 0 0 318 0 0 0 100 2 0 0 3 228 110 54 1 1 1 0 1528 0 0 0 99 3 0 0 7 15 2 13 0 1 0 0 259 0 0 0 100 4 0 0 14 43 18 42 0 1 0 0 565 0 0 0 100 5 0 0 0 15 7 4 0 0 1 0 24 0 0 0 100 6 0 0 0 56 24 50 0 1 0 0 2 0 0 0 100 7 0 0 0 14 0 16 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:35:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 112 0 1 4 0 0 0 1 0 99 1 0 0 3 210 102 4 0 0 0 0 300 0 0 0 100 2 0 0 3 231 112 52 2 0 0 0 1517 0 0 0 99 3 0 0 7 20 3 18 0 0 2 0 260 0 0 0 100 4 0 0 14 18 5 6 1 0 0 0 561 0 0 0 100 5 0 0 0 107 49 103 0 2 0 0 0 0 0 0 100 6 0 0 0 10 2 8 0 1 0 0 0 0 0 0 100 7 0 0 0 10 0 8 0 1 1 0 0 0 0 0 100 March 4, 2026 at 01:35:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 106 0 1 0 0 0 0 1 0 99 1 0 0 3 211 102 2 1 0 0 0 300 0 0 0 100 2 0 0 3 225 110 48 1 0 1 0 1516 0 0 0 99 3 0 0 7 13 2 10 0 1 0 0 259 0 0 0 100 4 0 0 14 12 4 6 0 0 0 0 560 0 0 0 100 5 0 0 0 109 50 101 0 1 0 0 0 0 0 0 100 6 0 0 0 10 2 4 0 0 0 0 2 0 0 0 100 7 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:35:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2205 101 207 69 19 8 1 426 39 1 0 60 1 22 0 3 426 107 355 165 28 18 0 1015 39 1 0 60 2 3 0 254 377 111 345 164 17 2 0 2126 39 1 0 60 3 0 0 7 246 3 647 285 32 17 0 1717 38 2 0 60 4 1852 0 0 207 6 342 167 22 16 1 1151 38 1 0 60 5 1 0 14 221 34 328 110 20 16 0 1122 39 1 0 60 6 7 0 0 170 16 203 107 21 8 0 750 39 1 0 60 7 41 0 0 220 2 306 162 27 5 0 625 39 1 0 61 March 4, 2026 at 01:35:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2492 106 724 393 40 41 0 1652 97 3 0 0 1 0 0 3 598 112 494 289 42 38 0 1262 98 2 0 0 2 0 0 550 450 110 445 240 48 49 0 3059 98 2 0 0 3 0 0 7 447 5 678 380 35 24 0 1514 98 2 0 0 4 0 0 0 483 4 776 411 45 28 0 1589 98 2 0 0 5 0 0 14 379 4 503 290 29 37 0 1798 99 1 0 0 6 0 0 0 588 26 1082 569 37 62 0 1506 98 2 0 0 7 2 0 0 466 26 688 396 36 27 0 1581 98 2 0 0 March 4, 2026 at 01:35:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2443 103 501 290 35 28 0 1353 98 2 0 0 1 5 0 3 596 109 545 305 38 19 0 1143 99 1 0 0 2 0 0 563 553 124 627 338 29 12 0 3147 98 2 0 0 3 0 0 7 393 3 562 314 28 21 0 1446 98 2 0 0 4 0 0 0 427 7 655 360 30 22 0 1635 98 2 0 0 5 0 0 14 427 12 613 330 32 18 0 1701 99 1 0 0 6 2 0 7 549 20 959 500 39 40 0 1678 98 2 0 0 7 0 0 0 416 11 574 330 29 14 0 1204 99 1 0 0 March 4, 2026 at 01:35:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2454 110 642 356 38 23 0 1291 98 2 0 0 1 0 0 3 576 109 524 301 44 35 0 1335 98 2 0 0 2 0 0 479 537 123 613 343 41 20 0 1728 98 2 0 0 3 0 0 7 392 20 516 301 42 18 0 1491 98 2 0 0 4 0 0 0 468 5 790 401 43 27 0 2737 98 2 0 0 5 0 0 14 322 2 429 244 34 24 0 1425 99 1 0 0 6 0 0 0 431 6 660 362 30 27 0 1450 99 1 0 0 7 3 0 0 333 4 404 248 23 13 0 882 99 1 0 0 March 4, 2026 at 01:35:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2113 101 91 4 6 0 0 29 5 1 0 94 1 0 0 3 219 101 15 4 3 1 0 66 5 0 0 95 2 0 0 31 234 108 33 8 3 1 0 658 4 0 0 95 3 2 0 7 96 36 97 5 5 1 0 399 4 0 0 96 4 0 0 0 88 20 118 13 5 2 0 1261 5 0 0 94 5 5 0 14 44 5 42 9 4 2 0 355 4 0 0 96 6 5 0 0 27 3 19 5 3 3 0 361 5 0 0 95 7 0 0 0 40 3 45 14 2 1 0 102 4 0 0 96 March 4, 2026 at 01:35:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 106 0 1 1 0 3 0 1 0 99 1 0 0 3 217 105 12 0 0 0 0 10 0 0 0 100 2 0 0 3 214 104 10 0 0 0 0 606 0 0 0 100 3 0 0 7 9 2 6 0 0 0 0 259 0 0 0 100 4 0 0 0 115 53 138 1 0 3 0 1223 0 0 0 100 5 0 0 14 20 2 18 0 0 0 0 269 0 0 0 100 6 0 0 0 14 3 10 0 1 0 0 299 0 0 0 100 7 0 0 0 19 6 12 0 0 0 0 11 0 0 0 100 March 4, 2026 at 01:35:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 104 0 1 0 0 1 0 1 0 99 1 0 0 3 217 106 10 0 0 0 0 8 0 0 0 100 2 0 0 3 213 104 6 1 0 0 0 599 0 0 0 100 3 0 0 7 11 2 8 0 1 0 0 259 0 0 0 100 4 0 0 0 118 53 144 1 1 0 0 1221 0 0 0 100 5 0 0 14 17 2 16 0 1 0 0 266 0 0 0 100 6 0 0 0 12 2 4 0 0 0 0 294 0 0 0 100 7 0 0 0 6 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:35:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 104 0 0 0 0 0 0 1 0 99 1 0 0 3 228 109 24 1 0 0 0 22 0 0 0 100 2 0 0 3 217 105 12 1 0 0 0 608 0 0 0 100 3 0 0 7 11 2 9 0 2 0 0 259 0 0 0 100 4 0 0 0 64 27 86 0 1 0 0 1226 0 0 0 100 5 0 0 14 51 20 44 0 2 0 0 267 0 0 0 100 6 0 0 0 44 17 43 0 2 0 0 296 0 0 0 100 7 0 0 0 9 0 4 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:35:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 7993 0 14 2302 124 477 203 58 50 18 1005 85 4 0 12 1 2874 0 3 427 107 318 115 56 14 11 947 84 1 0 14 2 4346 0 157 440 112 432 189 56 52 6 1379 85 2 0 14 3 4425 0 15 200 5 276 116 50 35 12 2208 87 2 0 12 4 2507 0 1 221 4 322 121 52 23 14 2133 84 2 0 15 5 3207 0 24 207 8 298 136 37 39 10 1627 84 1 0 14 6 4563 0 11 283 16 389 168 44 34 11 1646 85 3 0 12 7 3617 0 4 236 1 349 170 38 42 12 689 86 1 0 13 March 4, 2026 at 01:35:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1166 0 7 2295 110 356 189 24 6 0 839 98 2 0 0 1 2345 0 4 471 104 521 237 37 10 0 1384 98 2 0 0 2 776 0 408 411 104 319 188 37 8 0 999 99 1 0 0 3 3 0 7 249 13 264 171 14 13 0 896 99 1 0 0 4 258 0 0 225 4 245 147 16 7 0 1659 99 1 0 0 5 6 0 14 239 12 238 168 9 3 0 864 99 1 0 0 6 792 0 7 291 9 304 197 20 3 0 778 99 1 0 0 7 1234 0 0 219 15 246 151 16 15 0 771 99 1 0 0 March 4, 2026 at 01:35:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 775 0 7 2309 106 351 205 14 10 0 943 98 2 0 0 1 1034 0 3 433 108 233 154 18 3 0 515 99 1 0 0 2 274 0 367 414 124 256 170 18 5 0 964 99 1 0 0 3 545 0 7 316 8 444 253 24 21 0 1077 99 1 0 0 4 1047 0 0 296 18 379 223 13 6 0 1870 99 1 0 0 5 310 0 14 262 4 336 207 25 4 0 985 99 1 0 0 6 856 0 0 256 4 289 180 22 6 0 940 99 1 0 0 7 667 0 0 361 12 468 279 23 15 0 758 99 1 0 0 March 4, 2026 at 01:35:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2319 101 322 203 19 8 0 595 98 2 0 0 1 837 0 5 486 103 343 212 16 14 0 849 99 1 0 0 2 6 0 436 527 122 509 300 21 14 0 1533 99 1 0 0 3 0 0 7 303 18 411 246 24 19 0 1145 99 1 0 0 4 5 0 0 341 12 474 260 25 8 0 2004 99 1 0 0 5 517 0 14 284 4 342 219 17 14 0 894 99 1 0 0 6 257 0 0 309 8 377 225 28 8 0 1139 99 1 0 0 7 2 0 0 293 14 354 211 23 7 0 684 99 1 0 0 March 4, 2026 at 01:35:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2336 105 331 201 19 7 0 870 98 2 0 0 1 0 0 3 471 103 300 193 13 13 0 647 99 1 0 0 2 0 0 465 451 112 409 244 14 17 0 1324 99 1 0 0 3 0 0 7 358 28 440 257 13 5 0 1037 99 1 0 0 4 0 0 0 369 21 481 258 16 6 0 2115 98 2 0 0 5 6 0 0 293 10 293 198 17 20 0 620 99 1 0 0 6 0 0 14 344 7 432 261 14 11 0 1340 99 1 0 0 7 0 0 0 240 3 284 186 14 4 0 588 99 1 0 0 March 4, 2026 at 01:35:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2343 104 387 221 27 235 0 652 97 3 0 0 1 0 0 3 573 103 543 298 39 110 0 768 98 2 0 0 2 0 0 423 435 107 385 224 37 199 0 1312 98 2 0 0 3 0 0 7 401 91 451 260 43 213 0 1112 98 2 0 0 4 0 0 0 354 14 502 281 37 317 0 2036 96 4 0 0 5 0 0 0 453 34 611 339 30 263 0 771 96 4 0 0 6 0 0 14 377 8 501 285 23 239 0 1194 96 4 0 0 7 1 0 0 287 10 343 208 26 158 0 556 98 2 0 0 March 4, 2026 at 01:35:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2452 101 704 357 73 443 0 530 97 3 0 0 1 0 0 3 699 118 893 453 76 428 0 737 98 2 0 0 2 3 0 353 530 112 594 301 80 477 1 1159 98 2 0 0 3 0 0 7 784 349 771 403 72 467 0 999 98 2 0 0 4 0 0 0 488 6 855 422 73 434 0 1801 98 2 0 0 5 0 0 0 386 6 592 315 57 527 0 769 98 2 0 0 6 1 0 14 441 32 682 370 61 411 0 1285 98 2 0 0 7 2 0 0 407 2 730 368 77 403 0 1092 98 2 0 0 March 4, 2026 at 01:35:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 7 0 14 2973 101 1616 137 298 1956 3 4471 29 6 0 65 1 6 0 3 1034 108 1446 129 310 1580 1 4902 41 5 0 54 2 39 0 675 1044 109 1686 124 301 2256 0 4554 30 5 0 65 3 2 0 7 1225 370 1659 149 296 1768 2 4734 32 5 0 63 4 1 0 0 897 13 1586 106 283 1858 1 4220 32 4 0 64 5 25 0 7 716 6 1172 72 253 2254 1 2587 26 4 0 70 6 4 0 0 840 19 1459 111 280 2125 1 3473 28 4 0 68 7 32 0 22 678 9 1173 95 231 1834 0 3149 27 5 0 68 March 4, 2026 at 01:36:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2367 140 673 0 104 3168 0 0 0 4 0 96 1 0 0 3 467 102 572 1 128 3403 0 12 0 3 0 97 2 0 0 3 374 104 373 1 109 2686 0 604 0 3 0 97 3 0 0 7 556 370 524 0 112 3051 0 266 0 3 0 97 4 0 0 0 192 4 389 0 116 3180 0 0 0 3 0 97 5 0 0 0 239 3 505 1 117 3265 0 0 0 3 0 97 6 0 0 0 175 2 439 1 129 3486 0 1389 0 3 0 97 7 0 0 21 246 11 532 0 126 2817 0 266 0 3 0 97 March 4, 2026 at 01:36:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 112 2469 137 865 1 103 2762 0 0 0 3 0 97 1 0 0 3 558 106 687 1 110 2993 0 294 0 3 0 97 2 0 0 3 393 108 374 1 99 3362 0 602 0 3 0 97 3 0 0 7 592 383 426 1 124 3350 0 270 0 3 0 97 4 0 0 0 189 2 365 1 109 3253 0 5 0 2 0 98 5 0 0 0 233 10 433 2 103 3017 0 7 0 3 0 97 6 0 0 0 216 1 452 2 126 3447 0 1137 0 3 0 97 7 0 0 14 205 2 405 1 110 3100 0 268 0 3 0 97 March 4, 2026 at 01:36:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2326 101 567 4 87 1751 0 640 0 4 0 96 1 0 0 3 362 103 347 5 88 1538 0 294 0 4 0 96 2 0 0 3 440 139 406 3 77 1426 0 601 0 4 0 96 3 0 0 7 505 341 851 1 99 1573 0 267 0 4 0 96 4 0 0 0 186 2 388 2 100 1693 0 0 0 4 0 96 5 0 0 0 167 1 362 1 87 1723 0 0 0 4 0 96 6 0 0 0 165 1 359 3 88 1641 0 489 0 4 0 96 7 0 0 14 208 12 384 1 69 1760 0 268 0 2 0 98 March 4, 2026 at 01:36:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2477 102 896 2 139 625 0 49 0 3 0 97 1 4 0 3 416 111 455 5 138 619 0 1045 0 3 0 97 2 0 0 8 414 125 478 6 126 679 1 2254 0 3 0 97 3 0 0 7 559 388 412 1 124 598 0 860 0 3 0 97 4 0 0 0 273 13 582 0 129 625 0 18 0 2 0 98 5 2 0 0 261 6 587 0 122 619 0 107 0 2 0 98 6 2 0 0 179 1 424 1 128 705 0 185 0 2 0 97 7 44 0 9 247 11 454 4 111 572 0 61 0 2 0 98 March 4, 2026 at 01:36:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2285 101 488 1 115 580 0 0 0 3 0 97 1 0 0 3 389 102 464 0 136 756 0 294 0 2 0 98 2 0 0 17 375 107 437 1 120 775 0 1997 0 3 0 97 3 0 0 7 607 412 464 0 146 765 0 259 0 3 0 97 4 0 0 0 580 2 1217 1 141 651 0 0 0 3 0 97 5 0 0 0 209 12 443 1 137 796 0 0 0 3 0 97 6 0 0 0 241 29 496 0 123 705 0 7 0 2 0 98 7 0 0 0 180 1 418 0 123 725 0 0 0 2 0 98 March 4, 2026 at 01:36:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2302 101 573 1 139 695 0 0 0 2 0 98 1 0 0 3 423 102 499 4 149 801 0 294 0 2 0 98 2 0 0 17 417 108 491 2 137 563 0 1998 0 2 0 98 3 0 0 3 704 452 550 3 139 786 0 4 0 3 0 97 4 0 0 4 559 2 1172 1 149 756 0 256 0 3 0 97 5 0 0 0 199 4 452 1 130 734 0 1 0 2 0 98 6 0 0 0 279 8 630 1 159 736 0 12 0 2 0 97 7 0 0 0 191 1 449 2 135 728 0 2 0 2 0 98 March 4, 2026 at 01:36:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2163 101 212 0 13 79 0 0 0 1 0 99 1 0 0 3 265 102 110 0 11 96 0 294 0 0 0 100 2 0 0 17 266 105 137 1 15 50 0 1994 0 1 0 99 3 0 0 0 182 109 139 0 14 95 0 0 0 0 0 100 4 0 0 7 177 7 324 0 17 70 0 266 0 1 0 99 5 0 0 0 140 39 190 0 19 78 0 5 0 0 0 100 6 0 0 0 114 20 189 0 17 82 0 21 0 0 0 100 7 0 0 0 70 1 126 0 15 87 0 2 0 0 0 100 March 4, 2026 at 01:36:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 112 0 0 0 0 0 0 1 0 99 1 3 0 3 214 102 12 0 0 2 0 305 0 0 0 100 2 0 0 17 223 108 46 4 1 0 0 2024 0 0 0 99 3 0 0 0 9 2 4 0 0 0 0 1 0 0 0 100 4 0 0 7 54 20 54 0 2 3 0 264 0 0 0 100 5 0 0 0 21 4 17 0 1 0 0 7 0 0 0 100 6 0 0 0 78 35 76 0 1 0 0 19 0 0 0 100 7 4 0 0 33 10 30 0 0 0 0 36 0 0 0 100 March 4, 2026 at 01:36:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 110 0 3 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 1 0 294 0 0 0 100 2 0 0 17 215 105 40 1 0 1 0 1994 0 0 0 99 3 0 0 0 17 2 16 0 1 2 0 3 0 0 0 100 4 0 0 7 119 53 115 0 1 1 0 266 0 0 0 100 5 0 0 0 20 6 12 0 1 1 0 6 0 0 0 100 6 0 0 0 11 1 4 0 0 1 0 3 0 0 0 100 7 0 0 0 26 10 20 0 0 1 0 12 0 0 0 100 March 4, 2026 at 01:36:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 103 108 0 0 0 0 5 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 1 0 17 222 109 46 1 0 0 0 2006 0 0 0 99 3 0 0 0 13 2 8 0 2 0 0 16 0 0 0 100 4 20 0 7 45 14 42 0 2 0 0 264 0 0 0 100 5 0 0 0 91 41 89 0 3 0 0 0 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 0 19 7 14 0 0 0 0 11 0 0 0 100 March 4, 2026 at 01:36:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2123 116 133 0 1 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 17 213 105 38 1 0 0 0 1983 0 0 0 99 3 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 4 0 0 7 64 27 58 0 2 0 0 259 0 0 0 100 5 0 0 0 40 13 34 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 0 18 6 12 1 0 0 0 9 0 0 0 100 March 4, 2026 at 01:36:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2142 137 179 0 0 0 0 0 0 1 0 99 1 0 0 3 210 102 2 0 0 0 0 294 0 0 0 100 2 0 0 17 221 108 44 3 0 1 0 1988 0 0 0 99 3 0 0 0 36 15 32 0 1 0 0 0 0 0 0 100 4 0 0 7 19 2 14 1 0 0 0 264 0 0 0 100 5 0 0 0 30 8 28 0 2 0 0 5 0 0 0 100 6 0 0 0 15 2 14 0 0 0 0 13 0 0 0 100 7 0 0 0 21 6 18 0 0 0 0 10 0 0 0 100 March 4, 2026 at 01:36:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 102 104 0 0 0 0 0 0 1 0 99 1 0 0 3 211 102 6 0 0 0 0 295 0 0 0 100 2 0 0 17 217 107 42 1 0 0 0 1984 0 0 0 99 3 0 0 0 109 52 104 0 0 0 0 1 0 0 0 100 4 0 0 7 17 2 14 0 0 1 0 259 0 0 0 100 5 0 0 0 20 2 16 0 0 2 0 0 0 0 0 100 6 0 0 0 14 2 14 0 1 1 0 1 0 0 0 100 7 0 0 0 20 7 18 0 1 0 0 7 0 0 0 100 March 4, 2026 at 01:36:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 102 104 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 4 0 0 0 0 295 0 0 0 100 2 0 0 17 218 107 42 1 0 1 0 1990 0 0 0 99 3 0 0 0 82 37 78 0 1 0 0 3 0 0 0 100 4 0 0 7 21 4 14 1 0 0 0 264 0 0 0 100 5 0 0 0 47 16 45 0 2 0 0 7 0 0 0 100 6 0 0 0 8 1 4 0 0 0 0 4 0 0 0 100 7 0 0 0 23 8 18 0 1 0 0 16 0 0 0 100 March 4, 2026 at 01:36:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 104 0 0 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 17 215 106 40 1 0 0 0 1984 0 0 0 99 3 0 0 0 15 1 10 0 0 0 0 0 0 0 0 100 4 0 0 7 59 25 54 0 1 0 0 268 0 0 0 100 5 0 0 0 14 3 6 0 0 0 0 0 0 0 0 100 6 1 0 0 76 34 72 0 3 0 0 2 0 0 0 100 7 0 0 0 10 0 10 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:36:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 116 0 2 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 17 222 109 46 2 0 0 0 1986 0 0 0 99 3 0 0 0 15 1 10 0 1 0 0 0 0 0 0 100 4 0 0 7 128 60 122 0 1 0 0 270 0 0 0 100 5 0 0 0 16 3 8 0 1 0 0 1 0 0 0 100 6 0 0 0 8 1 2 0 0 0 0 1 0 0 0 100 7 0 0 0 9 1 4 0 1 0 0 2 0 0 0 100 March 4, 2026 at 01:36:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 102 114 0 2 0 0 0 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 294 0 0 0 100 2 0 0 17 213 105 38 1 0 1 0 1983 0 0 0 99 3 0 0 0 8 1 6 0 2 0 0 0 0 0 0 100 4 0 0 7 132 59 125 1 1 0 0 271 0 0 0 100 5 0 0 0 19 8 10 0 0 1 0 5 0 0 0 100 6 0 0 0 16 3 16 0 0 0 0 34 0 0 0 100 7 0 0 0 10 0 6 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:36:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2842 102 1600 21 63 59 0 6256 9 4 0 88 1 177 0 3 1097 103 1898 15 75 19 0 4748 4 3 0 94 2 10 0 17 858 108 1330 12 44 30 0 5663 3 2 0 95 3 26 0 0 1259 4 3061 11 62 13 0 11544 5 3 0 92 4 0 0 7 874 23 1673 9 55 46 0 2821 2 2 0 96 5 0 0 0 450 28 854 6 22 26 0 2304 2 1 0 96 6 4 0 0 594 11 1225 10 42 27 0 3514 3 2 0 95 7 1 0 0 388 2 778 6 25 5 0 2438 2 1 0 97 March 4, 2026 at 01:36:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 11 0 0 6575 107 9584 67 385 96 0 24272 24 15 0 61 1 16 0 3 5130 108 10264 91 391 103 0 24060 20 13 0 67 2 5 0 17 3710 112 6993 35 265 67 0 16218 14 9 0 77 3 5 0 0 4297 17 9118 70 331 94 0 21493 18 12 0 70 4 6 0 0 2834 17 6023 28 262 104 0 15568 15 9 0 76 5 11 0 0 1887 15 3880 18 151 76 0 9787 9 6 0 85 6 13 0 7 3683 12 7769 51 271 66 0 20518 15 10 0 75 7 5 0 0 1783 22 3707 23 145 79 0 11130 9 6 0 86 March 4, 2026 at 01:36:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 22 0 0 6532 105 9172 76 425 107 0 22698 22 14 0 64 1 4 0 7 5171 109 10267 99 436 89 0 26034 21 15 0 64 2 14 0 21 3651 111 6864 59 278 52 0 19404 16 10 0 74 3 14 0 0 4487 18 9436 84 365 86 0 21661 17 11 0 72 4 7 0 0 3079 14 6476 43 293 112 0 16333 15 10 0 75 5 6 0 0 2076 24 4220 27 184 66 0 10034 9 6 0 85 6 3 0 0 3157 16 6838 39 260 53 0 15378 13 9 0 78 7 4 0 7 1717 7 3584 27 126 100 0 9679 8 5 0 86 March 4, 2026 at 01:36:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 5582 109 7362 45 326 111 0 21308 19 13 0 68 1 7 0 3 4145 113 8222 63 363 114 0 19717 17 11 0 72 2 8 0 24 3112 117 5845 46 236 35 0 15542 13 8 0 78 3 16 0 0 4008 13 8352 46 277 62 0 17988 14 10 0 76 4 5 0 0 2404 18 5097 36 212 110 0 13053 12 8 0 80 5 1 0 0 1405 11 2991 16 113 91 0 8822 8 5 0 87 6 3 0 0 2662 11 5597 36 210 44 0 13254 11 7 0 82 7 2 0 0 1489 7 3015 12 105 31 0 5338 4 3 0 92 March 4, 2026 at 01:36:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 104 0 0 0 0 2 0 1 0 99 1 0 0 3 212 102 2 0 0 0 0 1 0 0 0 100 2 0 0 24 213 105 38 2 0 1 0 1953 0 0 0 99 3 0 0 0 9 1 6 0 1 0 0 300 0 0 0 100 4 0 0 0 61 24 54 0 2 1 0 24 0 0 0 100 5 4 0 0 101 47 100 0 2 0 0 9 0 0 0 100 6 0 0 0 25 4 23 0 2 1 0 303 0 0 0 100 7 0 0 0 8 0 4 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:36:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2138 100 190 1 26 262 0 0 0 2 0 98 1 0 0 3 251 104 91 0 32 232 0 6 0 1 0 99 2 0 0 24 241 105 113 1 15 195 0 1951 0 2 0 98 3 1 0 0 128 86 86 1 28 244 0 301 0 1 0 99 4 0 0 0 56 9 96 2 26 239 0 9 0 1 0 98 5 0 0 0 143 52 180 2 22 227 0 0 0 1 0 99 6 0 0 0 50 3 88 1 25 165 0 294 0 1 0 99 7 0 0 0 119 0 243 0 24 214 0 0 0 1 0 99 March 4, 2026 at 01:36:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2301 101 582 0 108 475 0 294 0 3 0 97 1 0 0 3 364 116 345 0 110 570 0 4 0 2 0 98 2 0 0 24 354 112 367 2 101 463 0 1676 0 2 0 98 3 0 0 0 506 362 345 2 100 508 0 304 0 3 0 97 4 0 0 0 155 7 361 0 117 489 0 9 0 2 0 98 5 0 0 0 146 5 345 0 106 550 0 0 0 2 0 98 6 0 0 0 274 32 545 0 107 585 0 294 0 2 0 98 7 0 0 0 338 0 734 0 110 470 0 3 0 2 0 98 March 4, 2026 at 01:36:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2287 115 521 0 99 590 0 300 0 2 0 98 1 0 0 3 401 102 446 1 109 610 0 0 0 2 0 98 2 0 0 24 400 106 452 1 100 491 0 1654 0 2 0 98 3 0 0 0 653 421 484 1 92 611 0 311 0 2 0 98 4 0 0 0 386 11 788 2 102 602 0 10 0 2 0 98 5 0 0 0 199 2 427 0 105 479 0 0 0 2 0 98 6 0 0 0 418 2 892 1 119 587 0 294 0 2 0 98 7 0 0 0 188 0 428 0 99 565 0 0 0 2 0 98 March 4, 2026 at 01:36:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2141 137 176 1 1 0 0 300 0 1 0 99 1 0 0 3 208 101 2 0 1 0 0 2 0 0 0 100 2 0 0 24 213 105 38 2 0 0 0 1654 0 0 0 99 3 0 0 0 17 1 12 0 1 0 0 300 0 0 0 100 4 0 0 0 29 11 18 1 0 0 0 16 0 0 0 100 5 0 0 0 43 18 38 0 1 0 0 1 0 0 0 100 6 0 0 0 12 3 10 0 2 0 0 295 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:36:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 108 0 1 0 0 300 0 1 0 99 1 0 0 3 213 101 12 0 2 0 0 0 0 0 0 100 2 0 0 17 211 104 34 1 0 0 0 1392 0 0 0 100 3 0 0 7 10 1 6 0 1 0 0 559 0 0 0 100 4 0 0 0 22 7 18 0 1 0 0 17 0 0 0 100 5 0 0 0 132 63 124 0 2 0 0 31 0 0 0 100 6 0 0 0 17 3 16 0 1 1 0 304 0 0 0 100 7 0 0 0 11 0 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:36:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 633 0 0 2127 101 111 21 6 2 1 399 21 1 0 78 1 10 0 3 271 104 205 68 14 6 0 613 21 1 0 78 2 6 0 59 303 113 174 72 13 3 0 1604 22 1 0 78 3 24 0 7 43 3 37 20 7 1 1 603 22 0 0 78 4 11 0 0 81 19 74 13 9 4 0 88 22 0 0 78 5 1 0 0 67 14 55 17 6 4 0 161 22 0 0 78 6 442 0 0 113 26 183 51 20 2 0 770 21 1 0 78 7 1 0 0 38 0 51 15 11 3 0 123 21 0 0 78 March 4, 2026 at 01:36:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2157 101 75 88 6 3 0 435 99 1 0 0 1 1 0 3 370 114 153 123 6 9 0 236 100 0 0 0 2 6 0 129 339 109 167 116 8 11 0 1572 99 1 0 0 3 23 0 7 173 5 177 138 12 11 0 866 99 1 0 0 4 0 0 0 166 8 176 129 7 4 0 239 100 0 0 0 5 20 0 0 198 12 196 149 7 3 0 298 100 0 0 0 6 4 0 0 208 32 192 143 9 6 0 538 100 0 0 0 7 0 0 0 128 7 115 107 7 2 0 210 100 0 0 0 March 4, 2026 at 01:36:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2142 102 83 95 12 3 0 176 99 1 0 0 1 0 0 3 375 139 140 113 7 3 0 497 100 0 0 0 2 0 0 101 313 104 126 100 12 5 0 1530 99 1 0 0 3 0 0 7 192 17 206 151 14 6 0 549 99 1 0 0 4 0 0 0 192 3 218 158 10 10 0 364 100 0 0 0 5 0 0 0 173 5 177 137 8 9 0 250 100 0 0 0 6 0 0 0 141 4 185 139 9 9 0 817 100 0 0 0 7 0 0 0 144 5 132 120 7 3 0 305 100 0 0 0 March 4, 2026 at 01:36:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2191 103 146 124 8 4 0 533 99 1 0 0 1 0 0 3 363 104 173 136 9 13 0 617 100 0 0 0 2 0 0 157 319 118 116 93 11 7 0 1554 99 1 0 0 3 0 0 7 153 5 130 115 11 2 0 457 100 0 0 0 4 0 0 0 151 3 146 122 8 1 0 173 100 0 0 0 5 0 0 0 206 17 214 161 4 10 0 410 100 0 0 0 6 0 0 0 179 12 151 126 12 11 0 495 100 0 0 0 7 0 0 0 200 12 185 141 7 7 0 187 100 0 0 0 March 4, 2026 at 01:36:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2189 104 214 143 25 3 0 586 99 1 0 0 1 2 0 3 395 137 162 132 15 8 0 505 100 0 0 0 2 0 0 129 327 105 138 108 12 12 0 1542 99 1 0 0 3 0 0 7 138 4 107 107 8 2 0 398 100 0 0 0 4 0 0 0 120 3 100 100 3 3 0 171 100 0 0 0 5 0 0 0 143 24 97 101 6 4 0 160 100 0 0 0 6 0 0 0 159 5 188 136 14 15 0 651 100 0 0 0 7 0 0 0 123 0 116 102 17 3 0 231 100 0 0 0 March 4, 2026 at 01:36:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2196 103 173 136 9 3 0 358 99 1 0 0 1 0 0 3 358 106 180 131 14 8 0 1006 99 1 0 0 2 0 0 115 300 103 94 80 15 1 0 1512 99 1 0 0 3 0 0 7 125 4 108 98 15 8 0 369 100 0 0 0 4 0 0 0 150 1 140 115 15 2 0 230 100 0 0 0 5 0 0 0 191 40 152 120 14 1 0 108 100 0 0 0 6 0 0 0 175 17 164 129 9 10 0 470 100 0 0 0 7 0 0 0 155 5 146 121 9 1 0 247 100 0 0 0 March 4, 2026 at 01:36:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2169 103 104 106 11 8 0 154 99 1 0 0 1 0 0 3 321 106 82 91 7 1 0 742 100 0 0 0 2 0 0 129 306 107 112 93 5 8 0 1503 99 1 0 0 3 2 0 7 175 7 230 161 11 0 0 577 100 0 0 0 4 0 0 0 162 3 123 103 16 6 0 249 100 0 0 0 5 0 0 0 160 7 149 118 24 6 0 299 100 0 0 0 6 0 0 0 236 38 229 158 19 13 0 512 100 0 0 0 7 0 0 0 151 17 122 107 13 2 0 174 100 0 0 0 March 4, 2026 at 01:36:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2219 112 250 167 14 6 0 317 99 1 0 0 1 0 0 3 365 117 157 130 13 8 0 840 100 0 0 0 2 0 0 101 325 107 166 116 8 1 0 1622 99 1 0 0 3 2 0 14 133 4 118 112 13 6 0 539 100 0 0 0 4 0 0 0 128 2 65 82 8 0 0 119 100 0 0 0 5 0 0 0 163 13 141 113 7 5 0 152 100 0 0 0 6 0 0 0 175 6 221 137 20 8 0 582 100 0 0 0 7 0 0 0 161 12 123 114 14 3 0 132 100 0 0 0 March 4, 2026 at 01:36:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 0 2171 102 96 99 7 4 0 218 99 1 0 0 1 2 0 3 326 105 78 91 3 8 0 732 100 0 0 0 2 0 0 129 353 119 167 120 11 2 0 1315 99 1 0 0 3 0 0 21 140 4 163 115 13 9 0 899 100 0 0 0 4 0 0 0 176 6 187 144 12 2 0 313 100 0 0 0 5 5 0 0 169 17 143 119 11 3 0 181 100 0 0 0 6 0 0 0 235 26 244 162 8 3 0 492 100 0 0 0 7 0 0 0 138 2 106 103 5 5 0 210 100 0 0 0 March 4, 2026 at 01:36:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2159 101 114 100 12 0 0 202 99 1 0 0 1 0 0 3 303 103 50 78 7 1 0 698 100 0 0 0 2 0 0 87 389 115 223 149 10 10 0 1374 99 1 0 0 3 0 0 21 206 39 208 155 8 1 0 764 100 0 0 0 4 0 0 0 133 4 112 101 12 6 0 272 100 0 0 0 5 0 0 0 172 13 170 126 19 3 0 208 100 0 0 0 6 0 0 0 167 6 200 142 14 8 0 585 100 0 0 0 7 0 0 0 136 5 145 110 15 4 0 357 100 0 0 0 March 4, 2026 at 01:36:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2167 101 100 101 11 3 0 164 99 1 0 0 1 0 0 3 316 103 87 95 9 6 0 730 100 0 0 0 2 0 0 87 411 107 270 169 6 6 0 1389 99 1 0 0 3 0 0 21 121 4 117 111 9 7 0 764 100 0 0 0 4 0 0 0 117 3 109 94 12 3 0 267 100 0 0 0 5 0 0 0 205 24 223 157 17 5 0 259 100 0 0 0 6 0 0 0 196 35 252 173 11 12 0 653 99 1 0 0 7 0 0 0 137 8 116 108 14 10 0 230 100 0 0 0 March 4, 2026 at 01:36:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2197 103 174 141 7 12 0 216 99 1 0 0 1 0 0 3 339 114 120 100 12 7 0 847 100 0 0 0 2 0 0 101 320 102 141 102 15 6 0 1317 99 1 0 0 3 0 0 21 126 5 98 98 13 10 0 738 100 0 0 0 4 0 0 0 135 3 83 96 11 2 0 171 100 0 0 0 5 0 0 0 224 22 227 164 14 1 0 262 100 0 0 0 6 0 0 0 182 5 211 154 9 16 0 555 100 0 0 0 7 0 0 0 177 28 115 117 6 7 0 150 100 0 0 0 March 4, 2026 at 01:36:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2181 118 119 109 9 9 0 208 99 1 0 0 1 0 0 3 320 103 69 81 7 1 0 760 100 0 0 0 2 0 0 115 322 105 158 112 9 7 0 1364 99 1 0 0 3 0 0 21 130 5 101 103 11 5 0 726 100 0 0 0 4 0 0 0 166 13 197 144 12 9 0 266 100 0 0 0 5 0 0 0 212 13 210 148 14 4 0 275 100 0 0 0 6 0 0 0 207 20 196 135 14 3 0 485 100 0 0 0 7 0 0 0 103 1 56 75 13 3 0 119 100 0 0 0 March 4, 2026 at 01:36:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2169 112 76 85 16 3 0 123 99 1 0 0 1 0 0 5 337 103 103 103 9 2 0 764 100 0 0 0 2 0 0 142 333 103 184 130 3 4 0 1386 99 1 0 0 3 0 0 21 169 15 176 135 8 12 0 785 100 0 0 0 4 0 0 0 164 6 194 139 11 6 0 394 100 0 0 0 5 0 0 0 181 5 176 129 16 4 0 248 100 0 0 0 6 0 0 0 178 3 166 128 19 3 0 526 100 0 0 0 7 0 0 0 188 23 179 133 16 10 0 241 100 0 0 0 March 4, 2026 at 01:36:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2170 102 207 132 18 6 0 320 99 1 0 0 1 0 0 3 318 103 103 95 18 3 0 773 100 0 0 0 2 0 0 101 307 104 119 88 17 7 0 1269 99 1 0 0 3 0 0 21 219 43 234 164 12 1 0 783 100 0 0 0 4 0 0 0 143 9 113 100 14 4 0 227 100 0 0 0 5 0 0 0 177 16 167 130 12 8 0 233 100 0 0 0 6 0 0 0 115 4 78 90 7 9 0 438 100 0 0 0 7 0 0 0 142 5 126 112 7 4 0 204 100 0 0 0 March 4, 2026 at 01:36:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2195 104 189 131 18 5 0 254 99 1 0 0 1 0 0 3 378 129 135 117 8 2 0 750 100 0 0 0 2 0 0 115 356 115 165 109 12 5 0 1266 99 1 0 0 3 0 0 21 108 3 76 85 7 2 0 647 100 0 0 0 4 0 0 0 202 4 205 149 8 6 0 277 100 0 0 0 5 0 0 0 159 9 157 118 14 2 0 251 100 0 0 0 6 0 0 0 156 6 175 138 12 6 0 359 100 0 0 0 7 0 0 0 128 7 84 98 9 1 0 452 100 0 0 0 March 4, 2026 at 01:36:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2177 102 176 130 19 4 0 344 99 1 0 0 1 0 0 3 341 105 174 129 18 7 0 687 100 0 0 0 2 0 0 87 397 111 232 154 17 5 0 1722 99 1 0 0 3 3 0 28 164 8 135 114 11 3 0 693 99 1 0 0 4 0 0 0 201 28 222 157 11 9 0 240 100 0 0 0 5 3 0 0 118 6 72 87 9 7 0 155 100 0 0 0 6 0 0 0 149 15 120 113 8 3 0 94 100 0 0 0 7 0 0 0 117 3 108 99 10 7 0 523 100 0 0 0 March 4, 2026 at 01:36:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2178 102 178 139 9 8 0 209 99 1 0 0 1 0 0 3 310 104 235 83 7 3 0 525 100 0 0 0 2 0 0 129 329 107 165 115 10 4 0 1946 99 1 0 0 3 0 0 21 148 2 174 129 11 8 0 828 99 1 0 0 4 0 0 0 147 4 146 124 15 6 0 282 100 0 0 0 5 0 0 0 164 4 183 134 16 7 0 278 100 0 0 0 6 0 0 0 248 52 279 184 10 8 0 202 100 0 0 0 7 0 0 0 120 2 84 98 11 10 0 472 100 0 0 0 March 4, 2026 at 01:36:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2144 100 67 86 5 2 0 83 99 1 0 0 1 2 0 3 303 101 60 84 4 2 0 91 100 0 0 0 2 0 0 73 311 107 104 93 2 8 0 1815 99 1 0 0 3 0 0 21 155 6 152 120 7 1 0 754 99 1 0 0 4 0 0 21 109 5 103 87 16 0 0 196 100 0 0 0 5 0 0 0 138 7 93 95 14 2 0 100 100 0 0 0 6 0 0 0 206 40 173 127 16 4 0 109 100 0 0 0 7 0 0 0 162 18 130 115 13 3 0 453 100 0 0 0 March 4, 2026 at 01:36:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2112 100 14 21 6 0 0 60 40 1 0 60 1 0 0 3 251 104 34 15 8 1 0 75 32 0 0 68 2 2 0 17 300 135 116 20 6 0 0 1833 36 0 0 63 3 0 0 21 131 7 124 29 7 0 0 620 35 0 0 64 4 0 0 0 46 2 46 15 7 0 0 87 30 0 0 70 5 0 0 0 49 8 21 19 3 0 0 55 34 0 0 66 6 0 0 0 55 4 41 20 6 0 0 137 32 0 0 68 7 4 0 0 87 18 79 43 5 1 0 376 31 0 0 69 March 4, 2026 at 01:36:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1609 0 112 2124 100 58 2 9 3 12 6596 2 2 0 96 1 99 0 3 252 101 74 0 8 5 15 169 0 0 0 100 2 18 0 6 322 140 142 1 6 4 8 1821 0 0 0 99 3 80 0 21 146 3 155 0 9 5 5 685 0 0 0 99 4 5 0 0 57 12 48 0 7 2 2 51 0 0 0 100 5 1821 0 0 70 16 71 2 9 2 5 355 0 1 0 99 6 21 0 0 48 4 53 0 10 11 5 128 0 0 0 100 7 4 0 0 50 2 46 1 6 4 1 351 0 0 0 100 March 4, 2026 at 01:36:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 100 0 3 1 0 0 0 1 0 99 1 0 0 3 216 103 8 0 0 1 0 8 0 0 0 100 2 0 0 3 216 104 38 1 1 1 0 1814 0 0 0 99 3 0 0 21 27 3 24 0 0 1 0 532 0 0 0 100 4 0 0 0 35 13 28 0 1 1 0 17 0 0 0 100 5 0 0 0 113 53 108 0 2 0 0 4 0 0 0 100 6 0 0 0 15 4 8 0 1 2 0 3 0 0 0 100 7 0 0 0 21 3 14 0 0 1 0 300 0 0 0 100 March 4, 2026 at 01:36:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 100 0 0 0 0 0 0 1 0 99 1 0 0 3 207 101 0 0 0 0 0 0 0 0 0 100 2 0 0 3 215 104 36 1 0 0 0 1809 0 0 0 99 3 0 0 21 15 3 16 1 3 0 0 526 0 0 0 100 4 0 0 0 24 8 16 0 1 0 0 7 0 0 0 100 5 0 0 0 107 51 102 0 0 0 0 0 0 0 0 100 6 0 0 0 12 3 6 0 1 0 0 0 0 0 0 100 7 0 0 0 17 2 12 0 0 0 0 300 0 0 0 100 March 4, 2026 at 01:36:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2724 100 1117 26 122 27 0 2846 5 3 0 92 1 0 0 2 884 102 1167 32 106 53 0 3152 8 2 0 90 2 0 0 522 704 105 967 19 88 63 0 4366 6 2 0 92 3 34 0 21 650 4 1102 34 104 60 0 3643 8 2 0 90 4 2 0 7 424 10 618 20 70 46 0 3758 18 2 0 80 5 0 0 0 611 26 937 21 71 51 0 2852 5 2 0 93 6 23 0 0 447 5 703 28 59 48 1 3263 16 2 0 82 7 1 0 8 526 25 839 11 54 53 0 2298 4 2 0 94 March 4, 2026 at 01:36:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 105 0 0 0 0 0 0 1 0 99 1 0 0 3 213 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 228 109 54 1 1 1 0 1724 0 0 0 99 3 0 0 21 21 5 14 0 1 0 0 528 0 0 0 100 4 0 0 0 15 2 8 0 0 0 0 7 0 0 0 100 5 0 0 7 13 5 6 0 1 0 0 5 0 0 0 100 6 0 0 0 23 4 23 0 1 0 0 13 0 0 0 100 7 0 0 0 122 53 116 1 3 0 0 300 0 0 0 100 March 4, 2026 at 01:36:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 112 2173 138 260 1 30 274 0 5 0 2 0 98 1 0 0 3 252 103 65 1 24 218 0 1 0 2 0 98 2 0 0 3 273 109 115 2 23 248 0 1721 0 2 0 98 3 0 0 21 154 97 90 1 27 275 0 530 0 2 0 98 4 0 0 0 57 2 67 2 30 215 0 1 0 2 0 98 5 0 0 0 136 0 245 2 33 245 0 0 0 1 0 99 6 0 0 0 57 3 74 1 24 260 0 0 0 1 0 99 7 0 0 0 85 14 100 1 20 281 0 299 0 2 0 98 March 4, 2026 at 01:36:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2255 100 490 0 128 701 0 0 0 3 0 97 1 0 0 3 414 119 457 0 140 800 0 1 0 2 0 98 2 0 0 3 381 110 426 2 118 743 0 1719 0 3 0 97 3 0 0 21 579 388 482 0 150 775 0 527 0 3 0 97 4 0 0 0 182 2 439 1 137 768 0 0 0 2 0 98 5 0 0 0 544 0 1172 1 135 757 0 0 0 2 0 98 6 0 0 0 209 19 479 1 147 894 0 0 0 3 0 97 7 0 0 0 199 8 454 0 127 806 0 300 0 2 0 98 March 4, 2026 at 01:36:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2293 102 581 0 138 978 0 824 0 4 0 96 1 0 0 3 501 152 577 0 157 863 0 51 0 2 0 98 2 2 0 3 423 112 517 3 134 863 0 1800 0 3 0 97 3 0 0 21 579 382 484 1 141 921 0 658 0 3 0 97 4 0 0 0 204 3 456 1 131 862 0 52 0 2 0 97 5 0 0 0 546 0 1165 0 135 836 0 14 0 2 0 98 6 0 0 0 199 4 485 2 140 1015 0 837 0 3 0 97 7 0 0 0 203 3 459 1 130 913 0 364 0 2 0 97 March 4, 2026 at 01:36:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 100 173 0 12 68 0 0 0 1 0 99 1 0 0 3 288 112 132 0 22 118 0 0 0 0 0 100 2 0 0 3 314 131 182 1 16 135 0 1714 0 1 0 99 3 0 0 21 159 92 127 1 20 141 0 526 0 1 0 99 4 0 0 0 79 3 139 0 16 138 0 1 0 0 0 100 5 0 0 0 120 1 231 0 15 104 0 1 0 0 0 100 6 0 0 0 76 3 138 0 22 115 0 1 0 0 0 100 7 0 0 0 76 8 125 1 16 91 0 309 0 0 0 100 March 4, 2026 at 01:36:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 103 108 0 0 0 0 3 0 1 0 99 1 0 0 3 215 101 10 0 1 0 0 0 0 0 0 100 2 0 0 3 214 104 36 2 0 0 0 1715 0 0 0 99 3 0 0 21 106 49 104 0 1 0 0 526 0 0 0 100 4 0 0 0 19 4 14 0 2 0 0 7 0 0 0 100 5 0 0 0 16 5 12 0 1 0 0 5 0 0 0 100 6 0 0 0 22 5 22 0 1 0 0 34 0 0 0 100 7 0 0 0 25 8 20 0 0 0 0 308 0 0 0 100 March 4, 2026 at 01:36:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 102 108 0 1 0 0 3 0 1 0 99 1 0 0 3 216 102 10 0 0 0 0 0 0 0 0 100 2 0 0 3 215 104 38 1 0 1 0 1711 0 0 0 99 3 0 0 21 78 35 76 1 0 1 0 525 0 0 0 100 4 0 0 0 21 5 18 0 2 1 0 3 0 0 0 100 5 0 0 0 38 14 34 0 3 0 0 0 0 0 0 100 6 0 0 0 13 2 12 0 1 0 0 0 0 0 0 100 7 0 0 0 27 10 22 0 0 2 0 307 0 0 0 100 March 4, 2026 at 01:36:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 126 0 2 0 0 11 0 1 0 99 1 0 0 3 240 115 32 0 1 1 0 24 0 0 0 100 2 0 0 3 216 105 40 1 1 2 0 1716 0 0 0 99 3 0 0 21 11 3 8 0 0 1 0 526 0 0 0 100 4 0 0 0 17 3 13 0 0 2 0 12 0 0 0 100 5 0 0 0 81 38 74 0 1 1 0 1 0 0 0 100 6 0 0 0 14 4 6 0 0 1 0 1 0 0 0 100 7 0 0 0 27 10 20 0 0 3 0 328 0 0 0 100 March 4, 2026 at 01:36:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 114 0 1 0 0 8 0 1 0 99 1 0 0 3 311 151 105 0 3 0 0 3 0 0 0 100 2 0 0 3 224 109 48 1 0 0 0 1732 0 0 0 99 3 0 0 21 9 2 8 0 0 0 0 525 0 0 0 100 4 0 0 0 12 3 7 0 1 0 0 2 0 0 0 100 5 0 0 0 7 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 12 2 8 0 0 1 0 3 0 0 0 100 7 0 0 0 19 3 20 1 1 1 0 313 0 0 0 100 March 4, 2026 at 01:37:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2124 108 130 0 2 0 0 15 0 1 0 99 1 0 0 4 284 137 73 0 1 0 0 0 0 0 0 100 2 0 0 2 215 104 38 2 1 0 0 1713 0 0 0 100 3 0 0 21 11 2 10 0 0 0 0 525 0 0 0 100 4 0 0 0 39 16 30 0 1 0 0 0 0 0 0 100 5 0 0 0 7 0 2 0 1 0 0 0 0 0 0 100 6 0 0 0 12 3 6 0 0 0 0 5 0 0 0 100 7 20 0 0 15 4 12 0 2 1 0 306 0 0 0 100 March 4, 2026 at 01:37:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2117 106 118 1 1 0 0 6 0 1 0 99 1 0 0 3 207 101 0 0 0 0 0 0 0 0 0 100 2 0 0 3 215 104 38 1 1 0 0 1708 0 0 0 99 3 0 0 21 9 2 8 0 0 0 0 525 0 0 0 100 4 0 0 0 110 51 104 0 0 0 0 7 0 0 0 100 5 0 0 0 20 7 13 0 2 0 0 7 0 0 0 100 6 0 0 0 19 4 18 0 0 0 0 13 0 0 0 100 7 0 0 0 14 3 10 0 0 1 0 299 0 0 0 100 March 4, 2026 at 01:37:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2120 107 120 0 1 0 0 13 0 1 0 99 1 0 0 3 214 102 14 0 1 2 0 0 0 0 0 100 2 0 0 3 216 104 40 1 0 2 0 1706 0 0 0 99 3 0 0 21 10 2 10 0 0 2 0 524 0 0 0 100 4 0 0 0 113 52 108 0 0 0 0 1 0 0 0 100 5 0 0 0 12 1 6 0 2 0 0 0 0 0 0 100 6 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 7 0 0 0 13 3 10 0 1 0 0 300 0 0 0 100 March 4, 2026 at 01:37:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2155 144 190 0 2 0 0 8 0 1 0 99 1 0 0 3 211 102 4 0 0 0 0 1 0 0 0 100 2 0 0 3 220 104 48 1 1 1 0 1710 0 0 0 99 3 0 0 21 11 2 8 1 0 0 0 526 0 0 0 100 4 0 0 0 37 12 30 0 2 0 0 0 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 2 0 0 0 100 6 0 0 0 11 3 6 0 0 0 0 1 0 0 0 100 7 0 0 0 14 4 8 1 0 0 0 300 0 0 0 100 March 4, 2026 at 01:37:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2156 144 194 0 2 0 0 15 0 1 0 99 1 0 0 3 237 115 32 0 1 0 0 3 0 0 0 100 2 0 0 3 224 105 49 2 2 0 0 1716 0 0 0 99 3 0 0 21 9 2 8 0 0 0 0 524 0 0 0 100 4 0 0 0 14 1 6 0 1 0 0 0 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 10 2 6 0 0 0 0 3 0 0 0 100 7 0 0 0 18 5 12 0 1 0 0 313 0 0 0 100 March 4, 2026 at 01:37:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2131 120 142 1 1 0 0 6 0 1 0 99 1 0 0 3 282 137 75 0 3 0 0 0 0 0 0 100 2 0 0 3 225 106 44 2 1 1 0 1709 0 0 0 99 3 0 0 21 17 2 22 0 2 0 0 526 0 0 0 100 4 0 0 0 10 2 4 0 1 0 0 1 0 0 0 100 5 0 0 0 10 2 4 0 0 0 0 3 0 0 0 100 6 0 0 0 11 3 6 0 0 0 0 1 0 0 0 100 7 0 0 0 14 3 6 0 0 0 0 300 0 0 0 100 March 4, 2026 at 01:37:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2173 159 220 0 0 0 0 16 0 1 0 99 1 0 0 3 213 101 6 0 0 0 0 0 0 0 0 100 2 0 0 3 213 104 36 0 0 1 0 1710 0 0 0 99 3 0 0 21 16 3 17 0 1 1 0 526 0 0 0 100 4 0 0 0 14 1 16 0 2 0 0 7 0 0 0 100 5 0 0 0 13 5 4 0 0 0 0 5 0 0 0 100 6 0 0 0 18 4 18 0 0 0 0 13 0 0 0 100 7 0 0 0 14 3 10 0 0 0 0 300 0 0 0 100 March 4, 2026 at 01:37:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2166 155 196 0 2 0 0 8 0 1 0 99 1 0 0 3 228 102 20 0 2 0 0 0 0 0 0 100 2 0 0 3 214 104 38 1 1 0 0 1706 0 0 0 99 3 0 0 21 17 3 12 1 0 0 0 525 0 0 0 100 4 0 0 0 15 2 10 0 1 0 0 1 0 0 0 100 5 0 0 0 9 1 2 0 0 0 0 2 0 0 0 100 6 0 0 0 11 2 10 0 1 0 0 18 0 0 0 100 7 0 0 0 18 5 14 1 0 0 0 310 0 0 0 100 March 4, 2026 at 01:37:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 112 0 0 2921 152 1788 15 54 15 0 6260 5 4 0 91 1 184 0 7 1649 109 3318 10 71 10 0 12150 5 3 0 92 2 170 0 7 847 105 1269 8 45 12 0 3450 2 2 0 96 3 112 0 21 643 3 1329 14 67 27 0 4264 3 2 0 95 4 34 0 0 404 2 790 6 44 9 0 2726 2 1 0 96 5 32 0 0 368 2 721 5 23 8 0 2154 2 1 0 97 6 4 0 0 588 3 1248 8 34 47 0 4185 7 2 0 92 7 7 0 0 544 5 1170 4 29 29 0 2608 2 2 0 96 March 4, 2026 at 01:37:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 13 0 0 6454 105 9302 61 344 148 0 24716 24 14 0 62 1 7 0 3 4758 107 9785 86 390 112 0 23703 21 13 0 66 2 20 0 3 3570 114 6696 55 242 91 0 17987 14 9 0 77 3 8 0 21 4655 16 9514 70 317 62 0 20637 16 11 0 73 4 5 0 0 2615 9 5424 30 247 110 0 14509 13 8 0 79 5 4 0 0 2334 20 4862 28 149 73 0 13534 13 8 0 80 6 4 0 0 3631 17 7774 26 216 112 0 17598 14 10 0 76 7 9 0 0 2357 16 4926 26 129 43 0 10719 9 6 0 85 March 4, 2026 at 01:37:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 12 0 0 6715 107 9843 56 360 143 0 26171 24 15 0 61 1 7 0 2 5169 112 10520 59 377 109 0 23662 21 13 0 66 2 10 0 5 3687 117 7202 45 272 91 0 17850 16 10 0 74 3 7 0 14 4010 17 8284 54 314 70 0 20369 15 10 0 75 4 9 0 7 2977 13 6005 34 265 98 0 14515 12 8 0 80 5 9 0 0 1892 4 3944 25 150 108 0 11576 10 6 0 84 6 6 0 0 2991 11 6393 34 222 61 0 16259 14 9 0 77 7 2 0 0 2796 13 6015 30 140 59 0 13033 11 7 0 82 March 4, 2026 at 01:37:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 13 0 0 5958 108 8398 57 307 144 0 21180 20 13 0 67 1 14 0 3 3855 114 7730 44 303 66 0 19160 16 11 0 74 2 10 0 3 3027 120 5677 30 227 61 0 14889 13 8 0 79 3 8 0 14 3460 16 7219 43 246 62 0 17580 13 9 0 78 4 7 0 7 1837 17 3695 23 186 115 0 10924 10 6 0 84 5 2 0 0 1687 13 3515 10 102 40 0 9210 8 5 0 86 6 3 0 0 2868 9 6060 16 162 62 0 11500 10 7 0 84 7 6 0 0 1851 7 3911 12 96 57 0 10001 8 6 0 86 March 4, 2026 at 01:37:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2189 144 274 1 42 284 0 8 0 2 0 98 1 0 0 3 276 114 112 1 28 161 0 0 0 1 0 99 2 0 0 3 264 103 110 0 30 200 0 294 0 1 0 99 3 0 0 14 123 87 85 2 25 205 0 718 0 2 0 98 4 0 0 7 74 6 145 1 26 236 0 860 0 1 0 99 5 0 0 0 97 1 195 2 29 223 0 0 0 1 0 99 6 0 0 0 44 3 119 1 35 249 0 672 0 1 0 99 7 0 0 0 36 0 76 1 25 211 0 0 0 1 0 99 March 4, 2026 at 01:37:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2239 117 413 1 82 470 0 10 0 2 0 98 1 0 0 3 325 103 297 0 107 485 0 1 0 1 0 99 2 0 0 3 324 103 274 3 85 394 0 297 0 1 0 98 3 0 0 14 487 354 326 1 91 472 0 266 0 2 0 98 4 0 0 7 200 40 378 1 84 519 0 568 0 2 0 98 5 0 0 0 460 1 974 1 101 407 0 293 0 2 0 98 6 0 0 0 116 2 309 1 97 483 0 1124 0 2 0 98 7 0 0 0 121 1 287 0 94 418 0 2 0 1 0 99 March 4, 2026 at 01:37:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2283 108 443 3 93 621 0 12 0 3 0 97 1 0 0 3 408 104 438 1 104 615 0 5 0 2 0 98 2 0 0 3 372 104 371 1 92 591 0 295 0 2 0 98 3 0 0 14 547 377 530 2 100 586 0 269 0 2 0 98 4 0 0 7 258 39 485 1 111 653 0 562 0 2 0 98 5 0 0 0 501 19 1004 0 97 517 0 306 0 2 0 98 6 0 0 0 193 1 456 3 106 651 0 1126 0 2 0 98 7 0 0 1 228 0 435 0 96 516 0 1 0 2 0 98 March 4, 2026 at 01:37:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 108 0 2 0 0 1 0 1 0 99 1 0 0 3 223 102 18 0 0 1 0 0 0 0 0 100 2 0 0 3 214 104 8 0 0 0 0 295 0 0 0 100 3 0 0 14 9 2 8 0 0 0 0 267 0 0 0 100 4 0 0 7 99 46 92 1 1 0 0 562 0 0 0 100 5 0 0 0 34 14 26 1 0 0 0 301 0 0 0 100 6 0 0 0 11 2 34 1 0 0 0 1123 0 0 0 100 7 0 0 0 17 6 12 0 0 0 0 10 0 0 0 100 March 4, 2026 at 01:37:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 112 0 0 0 0 8 0 1 0 99 1 0 0 3 266 127 64 0 3 0 0 12 0 0 0 100 2 0 0 3 240 117 34 0 1 0 0 294 0 0 0 100 3 0 0 14 9 2 6 0 0 0 0 266 0 0 0 100 4 0 0 7 45 17 38 0 3 0 0 564 0 0 0 100 5 0 0 0 17 7 4 0 0 0 0 300 0 0 0 100 6 0 0 0 13 2 42 1 1 0 0 1151 0 0 0 100 7 0 0 0 19 5 14 0 0 0 0 8 0 0 0 100 March 4, 2026 at 01:37:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 102 0 0 0 0 0 0 1 0 99 1 0 0 3 241 116 34 0 1 0 0 0 0 0 0 100 2 0 0 3 288 139 88 0 2 0 0 294 0 0 0 100 3 0 0 14 11 3 10 0 0 1 0 266 0 0 0 100 4 0 0 7 28 6 24 0 0 0 0 562 0 0 0 100 5 0 0 0 11 2 8 0 1 2 0 300 0 0 0 100 6 0 0 0 10 1 34 1 1 3 0 1123 0 0 0 100 7 0 0 0 21 8 16 0 0 0 0 12 0 0 0 100 March 4, 2026 at 01:37:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2134 100 213 18 16 3 0 291 20 1 0 79 1 813 0 7 369 153 165 51 6 1 1 290 20 1 0 79 2 9 0 63 264 104 75 39 10 2 0 425 20 0 0 79 3 1 0 14 60 3 70 27 14 2 0 458 20 0 0 79 4 1 0 7 60 7 35 15 5 1 0 580 20 0 0 79 5 0 0 0 44 5 20 17 1 1 0 500 21 0 0 79 6 259 0 0 40 2 197 71 9 10 0 1674 20 1 0 79 7 4 0 0 67 8 136 25 12 1 1 340 20 0 0 79 March 4, 2026 at 01:37:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2189 102 139 119 9 6 0 125 99 1 0 0 1 24 0 3 445 144 221 151 12 1 0 256 100 0 0 0 2 19 0 129 315 105 91 100 6 2 0 453 100 0 0 0 3 5 0 14 122 2 84 91 10 4 0 505 100 0 0 0 4 2 0 7 116 4 74 89 6 3 0 680 100 0 0 0 5 0 0 0 162 5 175 135 6 3 0 714 99 1 0 0 6 2 0 0 183 15 194 132 9 4 0 1380 99 1 0 0 7 0 0 0 121 2 106 100 7 1 0 248 100 0 0 0 March 4, 2026 at 01:37:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2187 101 219 142 11 2 0 316 99 1 0 0 1 0 0 3 349 103 135 121 7 10 0 256 100 0 0 0 2 0 0 115 334 108 126 115 8 5 0 534 100 0 0 0 3 0 0 14 156 15 132 113 10 4 0 463 100 0 0 0 4 0 0 7 134 4 129 111 15 5 0 843 100 0 0 0 5 0 0 0 155 3 165 131 12 11 0 569 100 0 0 0 6 0 0 0 232 26 278 174 8 6 0 1421 99 1 0 0 7 1 0 0 125 12 81 87 16 0 0 233 100 0 0 0 March 4, 2026 at 01:37:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2179 105 160 132 12 7 0 282 99 1 0 0 1 1 0 3 366 105 145 126 10 12 0 264 100 0 0 0 2 0 0 129 337 105 146 125 5 2 0 498 100 0 0 0 3 0 0 14 198 24 172 136 10 4 0 454 100 0 0 0 4 0 0 7 147 7 136 109 12 2 0 803 100 0 0 0 5 0 0 0 183 24 164 127 11 8 0 483 100 0 0 0 6 0 0 0 151 8 137 104 7 4 0 1295 99 1 0 0 7 0 0 0 158 7 125 109 10 2 0 265 100 0 0 0 March 4, 2026 at 01:37:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2196 130 263 168 13 19 0 354 99 1 0 0 1 0 0 3 402 121 172 136 18 5 0 227 100 0 0 0 2 0 0 129 301 102 72 90 8 6 0 405 100 0 0 0 3 0 0 14 127 7 124 101 8 3 0 535 100 0 0 0 4 1 0 7 203 12 225 169 10 2 0 910 100 0 0 0 5 0 0 0 142 5 113 109 6 5 0 534 100 0 0 0 6 0 0 0 145 1 142 107 4 5 0 1307 99 1 0 0 7 0 0 0 157 3 118 109 7 5 0 179 100 0 0 0 March 4, 2026 at 01:37:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2178 101 119 111 4 2 0 124 99 1 0 0 1 0 0 3 442 140 228 163 11 6 0 237 100 0 0 0 2 0 0 129 316 104 102 100 10 3 0 463 100 0 0 0 3 0 0 14 206 17 210 148 15 3 0 499 98 2 0 0 4 0 0 7 163 7 177 132 13 3 0 901 100 0 0 0 5 0 0 0 160 3 182 141 9 7 0 597 100 0 0 0 6 0 0 0 142 5 166 113 9 6 0 1520 99 1 0 0 7 0 0 0 142 1 90 94 11 2 0 209 100 0 0 0 March 4, 2026 at 01:37:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2178 101 152 120 18 5 0 355 99 1 0 0 1 0 0 3 336 104 128 112 12 4 0 228 100 0 0 0 2 1 0 129 295 103 69 86 8 0 0 177 100 0 0 0 3 0 0 14 210 8 172 138 7 1 0 505 99 1 0 0 4 0 0 7 164 11 145 125 9 3 0 1156 100 0 0 0 5 0 0 0 203 51 166 129 7 2 0 435 100 0 0 0 6 0 0 0 116 4 129 89 9 4 0 1318 99 1 0 0 7 0 0 0 169 1 170 131 11 2 0 174 100 0 0 0 March 4, 2026 at 01:37:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2178 103 114 106 4 5 0 163 99 1 0 0 1 0 0 3 333 104 113 91 15 3 0 243 100 0 0 0 2 0 0 115 310 102 111 104 14 4 0 245 100 0 0 0 3 0 0 21 120 3 89 88 13 1 0 438 99 1 0 0 4 0 0 7 202 10 193 143 11 4 0 1189 100 0 0 0 5 0 0 0 201 40 200 144 13 5 0 517 100 0 0 0 6 0 0 0 133 2 126 103 8 7 0 1343 99 1 0 0 7 0 0 0 195 15 173 133 10 4 0 244 100 0 0 0 March 4, 2026 at 01:37:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2177 100 123 102 14 3 0 110 99 1 0 0 1 0 0 3 354 103 121 108 8 2 0 191 100 0 0 0 2 5 0 143 339 103 158 128 13 1 0 290 100 0 0 0 3 0 0 14 162 17 191 127 15 3 0 584 99 1 0 0 4 0 0 7 178 9 174 137 13 1 0 853 100 0 0 0 5 0 0 0 141 9 119 103 19 5 0 925 100 0 0 0 6 0 0 0 166 3 189 132 14 3 0 1519 99 1 0 0 7 3 0 0 226 37 191 141 15 4 0 165 100 0 0 0 March 4, 2026 at 01:37:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2186 102 190 146 11 11 0 366 99 1 0 0 1 0 0 5 340 103 91 95 15 3 0 211 100 0 0 0 2 2 0 114 324 103 122 110 16 1 0 215 100 0 0 0 3 0 0 14 235 45 221 153 17 3 0 466 99 1 0 0 4 0 0 0 151 6 168 121 18 7 0 294 100 0 0 0 5 0 0 7 140 13 120 105 15 3 0 1311 100 0 0 0 6 0 0 0 133 1 145 106 8 3 0 1338 99 1 0 0 7 0 0 0 189 5 185 142 10 2 0 262 100 0 0 0 March 4, 2026 at 01:37:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2170 101 145 120 7 2 0 159 99 1 0 0 1 0 0 3 365 105 152 124 13 3 0 328 100 0 0 0 2 0 0 115 325 115 126 99 20 3 0 200 100 0 0 0 3 0 0 14 156 7 154 124 19 6 0 542 99 1 0 0 4 0 0 0 119 5 110 103 14 3 0 309 100 0 0 0 5 0 0 7 162 10 149 125 11 4 0 1074 100 0 0 0 6 0 0 0 224 38 247 157 9 3 0 1336 99 1 0 0 7 0 0 0 147 6 112 108 9 3 0 494 100 0 0 0 March 4, 2026 at 01:37:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2200 102 168 132 11 4 0 226 99 1 0 0 1 0 0 3 365 103 140 121 7 5 0 274 100 0 0 0 2 0 0 129 396 128 215 155 11 6 0 366 99 1 0 0 3 0 0 14 153 16 119 108 9 2 0 437 99 1 0 0 4 0 0 0 155 15 134 114 10 7 0 145 100 0 0 0 5 0 0 7 163 7 144 119 6 6 0 1112 100 0 0 0 6 0 0 0 149 3 173 114 13 9 0 1433 99 1 0 0 7 0 0 0 201 6 193 150 10 3 0 635 100 0 0 0 March 4, 2026 at 01:37:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2151 104 147 113 11 5 0 121 99 1 0 0 1 0 0 3 355 103 170 136 7 3 0 331 100 0 0 0 2 0 0 115 337 103 168 133 6 8 0 299 100 0 0 0 3 0 0 0 162 18 124 112 10 4 0 205 99 1 0 0 4 0 0 14 169 18 151 128 7 4 0 486 100 0 0 0 5 0 0 7 138 5 162 124 12 5 0 1169 100 0 0 0 6 0 0 0 120 1 157 110 9 5 0 1362 99 1 0 0 7 0 0 0 161 22 127 113 13 0 0 507 100 0 0 0 March 4, 2026 at 01:37:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2186 101 176 126 17 5 0 256 99 1 0 0 1 0 0 3 342 105 136 114 19 2 0 198 100 0 0 0 2 0 0 101 346 103 188 142 18 3 0 302 100 0 0 0 3 0 0 0 169 13 156 123 14 4 0 254 100 0 0 0 4 0 0 14 210 31 238 158 19 5 0 628 99 1 0 0 5 0 0 7 136 10 79 94 8 1 0 1053 100 0 0 0 6 0 0 0 140 15 137 104 8 4 0 1297 99 1 0 0 7 0 0 0 129 3 129 108 14 10 0 581 100 0 0 0 March 4, 2026 at 01:37:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2207 111 191 145 11 12 0 183 99 1 0 0 1 0 0 3 337 104 92 99 6 5 0 152 100 0 0 0 2 0 0 129 331 104 132 118 5 3 0 243 100 0 0 0 3 0 0 0 144 7 118 104 8 3 0 253 100 0 0 0 4 0 0 14 164 4 174 131 13 6 0 557 100 0 0 0 5 0 0 7 155 5 113 109 9 4 0 1110 100 0 0 0 6 0 0 0 189 17 205 138 11 1 0 1410 99 1 0 0 7 0 0 0 171 29 129 115 10 0 0 482 100 0 0 0 March 4, 2026 at 01:37:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2200 137 189 146 13 6 0 487 99 1 0 0 1 0 0 3 325 104 68 85 9 5 0 165 100 0 0 0 2 0 0 101 340 107 154 129 11 3 0 246 100 0 0 0 3 0 0 0 160 5 146 129 10 6 0 245 100 0 0 0 4 0 0 14 158 11 109 107 7 1 0 503 100 0 0 0 5 0 0 7 152 15 118 107 6 1 0 984 100 0 0 0 6 0 0 0 157 3 216 125 16 4 0 1484 99 1 0 0 7 0 0 0 153 5 170 133 19 5 0 258 100 0 0 0 March 4, 2026 at 01:37:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2219 115 229 154 9 8 0 624 99 1 0 0 1 0 0 3 308 101 65 85 7 3 0 164 100 0 0 0 2 0 0 129 362 116 184 143 9 4 0 233 100 0 0 0 3 3 0 0 161 3 149 123 5 6 0 236 100 0 0 0 4 0 0 14 189 9 224 153 10 4 0 590 100 0 0 0 5 3 0 7 155 7 121 108 12 1 0 1120 100 0 0 0 6 0 0 0 187 14 187 128 15 3 0 1360 99 1 0 0 7 0 0 0 196 15 187 141 9 8 0 282 100 0 0 0 March 4, 2026 at 01:37:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2217 112 229 152 11 4 0 522 99 1 0 0 1 0 0 3 308 101 104 91 13 3 0 249 100 0 0 0 2 0 0 115 313 103 128 109 14 5 0 295 100 0 0 0 3 0 0 0 123 2 81 89 7 1 0 125 100 0 0 0 4 0 0 0 124 5 92 94 6 5 0 202 100 0 0 0 5 0 0 21 143 6 115 105 10 6 0 1280 100 0 0 0 6 0 0 0 144 14 124 96 7 4 0 1280 99 1 0 0 7 0 0 0 252 31 282 188 12 3 0 374 100 0 0 0 March 4, 2026 at 01:37:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2188 112 205 151 7 7 0 561 99 1 0 0 1 0 0 3 348 130 108 102 13 0 0 142 100 0 0 0 2 0 0 73 328 103 128 105 10 5 0 202 100 0 0 0 3 0 0 0 168 17 178 134 12 4 0 201 100 0 0 0 4 0 0 0 132 2 86 91 9 1 0 130 100 0 0 0 5 1 0 21 108 13 65 80 8 0 0 1246 100 0 0 0 6 0 0 0 116 6 104 86 6 5 0 1263 100 0 0 0 7 0 0 0 156 1 135 116 6 6 0 187 100 0 0 0 March 4, 2026 at 01:37:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2125 104 87 22 6 0 0 404 34 1 0 66 1 5 0 3 238 102 21 17 6 0 0 71 35 0 0 65 2 0 0 17 237 103 18 19 3 0 0 65 37 0 0 63 3 4 0 0 150 48 143 28 9 3 0 62 33 0 0 66 4 0 0 0 56 5 39 20 8 0 0 99 31 0 0 69 5 0 0 21 54 9 47 17 6 0 0 1203 31 0 0 69 6 0 0 0 71 5 91 22 7 0 0 1282 26 0 0 73 7 0 0 0 53 2 27 30 3 2 0 55 44 0 0 56 March 4, 2026 at 01:37:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 135 0 0 2150 101 159 1 9 9 13 445 0 1 0 99 1 22 0 10 256 104 66 2 15 3 9 173 0 0 0 100 2 1814 0 7 257 102 49 2 13 2 8 339 0 1 0 99 3 24 0 0 145 52 146 0 9 7 6 97 0 0 0 100 4 11 0 0 55 4 54 0 11 12 3 99 0 0 0 100 5 13 0 21 70 16 71 1 10 6 5 1207 0 0 0 99 6 723 0 0 41 3 58 2 6 7 4 7747 2 1 0 97 7 914 0 113 43 1 67 1 5 5 13 150 0 0 0 99 March 4, 2026 at 01:37:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 102 103 1 0 0 0 300 0 1 0 99 1 0 0 3 211 103 4 0 0 0 0 1 0 0 0 100 2 0 0 3 210 103 4 0 0 0 0 1 0 0 0 100 3 0 0 0 115 53 114 0 0 0 0 6 0 0 0 100 4 0 0 0 15 2 8 0 1 0 0 3 0 0 0 100 5 0 0 21 30 11 32 0 1 0 0 1140 0 0 0 100 6 0 0 0 14 2 42 1 0 2 0 1219 0 0 0 99 7 0 0 0 16 0 12 0 0 0 0 3 0 0 0 100 March 4, 2026 at 01:37:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 101 104 0 0 0 0 296 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 210 102 6 0 1 0 0 0 0 0 0 100 3 0 0 0 120 57 116 0 0 0 0 9 0 0 0 100 4 0 0 0 13 2 6 0 1 0 0 0 0 0 0 100 5 0 0 21 16 5 12 1 1 0 0 1120 0 0 0 100 6 0 0 0 8 1 32 1 0 1 0 1214 0 0 0 100 7 0 0 0 13 0 6 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:37:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 28 0 14 2818 103 1362 39 157 50 2 3411 6 3 0 91 1 0 0 16 784 106 970 36 118 43 0 3325 13 2 0 85 2 0 0 534 650 103 781 17 99 77 0 2403 4 2 0 94 3 17 0 0 581 41 863 29 92 80 2 3422 14 2 0 84 4 25 0 7 589 5 950 30 116 75 0 2737 6 3 0 91 5 5 0 21 540 16 811 18 67 42 1 3750 5 2 0 93 6 1 0 0 374 5 585 20 73 66 0 4028 18 2 0 80 7 1 0 0 406 8 587 6 55 60 0 1730 3 1 0 96 March 4, 2026 at 01:37:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2132 101 160 1 23 240 0 311 0 2 0 97 1 0 0 3 246 103 58 2 26 249 0 0 0 2 0 98 2 0 0 3 249 104 83 2 28 215 0 3 0 1 0 99 3 0 0 0 220 135 155 1 17 216 0 7 0 2 0 98 4 0 0 0 60 11 122 2 27 269 1 1072 0 2 0 98 5 0 0 35 137 5 260 1 31 267 0 1122 0 1 0 99 6 0 0 0 38 3 79 2 28 277 0 50 0 2 0 98 7 0 0 0 40 1 72 2 22 190 0 0 0 2 0 98 March 4, 2026 at 01:37:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2264 102 461 2 110 694 0 290 0 3 0 97 1 0 0 3 356 103 327 2 108 662 0 1 0 2 0 98 2 0 0 115 335 104 313 1 99 624 0 7 0 2 0 98 3 0 0 0 499 356 322 1 97 624 0 0 0 3 0 97 4 0 0 0 235 39 450 1 107 677 0 1122 0 2 0 98 5 0 0 21 370 9 763 0 113 600 0 1128 0 2 0 98 6 0 0 0 316 7 625 0 119 664 0 0 0 2 0 98 7 0 0 0 169 9 356 1 95 725 0 0 0 2 0 98 March 4, 2026 at 01:37:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2313 131 555 2 127 1042 0 310 0 3 0 97 1 0 0 3 405 105 488 2 139 984 0 211 0 3 0 97 2 0 0 10 382 101 439 2 133 1019 0 0 0 3 0 97 3 0 0 0 580 390 753 2 145 1031 0 0 0 3 0 97 4 0 0 0 205 4 478 3 145 1112 0 912 0 3 0 97 5 0 0 21 454 10 938 0 132 944 0 1129 0 3 0 97 6 0 0 0 212 2 498 2 139 1234 0 0 0 3 0 97 7 0 0 0 219 17 494 0 138 1080 0 0 0 3 0 97 March 4, 2026 at 01:37:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2174 102 213 2 29 188 0 1124 0 1 0 98 1 0 0 3 311 106 219 2 35 166 0 1948 0 1 0 99 2 0 0 3 297 110 142 2 21 117 0 51 0 0 0 100 3 0 0 0 171 90 324 0 35 138 0 44 0 1 0 99 4 0 0 0 145 28 220 2 35 157 0 57 0 1 0 99 5 0 0 21 125 31 178 0 23 132 0 1181 0 0 0 99 6 0 0 0 110 5 213 4 40 173 0 61 0 0 0 99 7 0 0 0 68 2 126 0 28 96 0 116 0 0 0 100 March 4, 2026 at 01:37:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 102 109 0 1 0 0 300 0 1 0 99 1 0 0 3 219 103 44 0 1 0 0 1127 0 0 0 100 2 0 0 3 208 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 4 0 0 0 31 10 28 0 0 0 0 23 0 0 0 100 5 0 0 21 20 11 8 0 0 0 0 1120 0 0 0 100 6 1 0 0 83 36 78 0 1 0 0 5 0 0 0 100 7 0 0 0 37 14 36 0 2 0 0 0 0 0 0 100 March 4, 2026 at 01:37:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 106 1 1 0 0 300 0 1 0 99 1 0 0 3 219 104 42 1 1 0 0 1122 0 0 0 100 2 0 0 3 223 104 24 0 3 2 0 7 0 0 0 100 3 0 0 0 8 1 4 0 1 0 0 0 0 0 0 100 4 0 0 0 32 11 28 0 0 0 0 12 0 0 0 100 5 0 0 21 14 5 10 1 0 0 0 1119 0 0 0 100 6 0 0 0 8 1 6 0 1 1 0 0 0 0 0 100 7 0 0 0 107 50 102 0 0 3 0 0 0 0 0 100 March 4, 2026 at 01:37:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 114 0 1 1 0 300 0 1 0 99 1 0 0 7 215 103 36 1 0 1 0 1122 0 0 0 100 2 0 0 7 213 101 6 0 2 0 0 0 0 0 0 100 3 0 0 0 16 3 12 0 1 1 0 0 0 0 0 100 4 0 0 0 29 11 20 0 0 1 0 11 0 0 0 100 5 0 0 21 18 6 12 1 1 1 0 1121 0 0 0 100 6 0 0 0 10 2 2 0 0 1 0 0 0 0 0 100 7 0 0 0 109 51 100 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:37:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 110 0 0 0 0 300 0 1 0 99 1 0 0 3 214 103 36 1 0 1 0 1122 0 0 0 100 2 0 0 3 218 105 12 0 0 0 0 5 0 0 0 100 3 0 0 0 13 2 15 0 1 0 0 12 0 0 0 100 4 0 0 0 32 11 26 0 0 0 0 29 0 0 0 100 5 0 0 21 13 4 12 0 1 0 0 1142 0 0 0 100 6 0 0 0 10 1 6 0 0 0 0 4 0 0 0 100 7 0 0 0 109 50 106 0 1 0 0 6 0 0 0 100 March 4, 2026 at 01:37:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2146 140 184 0 2 0 0 303 0 1 0 99 1 0 0 3 215 103 38 1 1 0 0 1126 0 0 0 100 2 0 0 3 208 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 11 2 6 0 0 0 0 0 0 0 0 100 4 0 0 0 33 10 36 0 1 0 0 13 0 0 0 100 5 0 0 21 10 4 10 0 1 0 0 1120 0 0 0 100 6 0 0 0 10 1 8 0 0 0 0 7 0 0 0 100 7 0 0 0 39 12 32 0 2 0 0 15 0 0 0 100 March 4, 2026 at 01:37:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2147 138 180 1 1 0 0 306 0 1 0 99 1 0 0 3 246 117 72 1 1 0 0 1123 0 0 0 100 2 0 0 3 218 106 12 0 0 0 0 10 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 4 21 0 0 34 11 30 1 1 0 0 21 0 0 0 100 5 0 0 21 20 9 18 0 1 0 0 1119 0 0 0 100 6 0 0 0 13 1 11 0 1 0 0 8 0 0 0 100 7 1 0 0 18 1 14 0 0 0 0 5 0 0 0 100 March 4, 2026 at 01:37:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 106 0 0 0 0 300 0 1 0 99 1 0 0 3 280 137 102 0 0 0 0 1114 0 0 0 99 2 0 0 3 210 101 4 0 0 2 0 0 0 0 0 100 3 0 0 0 11 3 6 0 0 0 0 1 0 0 0 100 4 0 0 0 27 8 24 1 1 0 0 9 0 0 0 100 5 0 0 21 12 4 8 2 0 0 0 1119 0 0 0 100 6 0 0 0 43 18 40 0 1 0 0 0 0 0 0 100 7 0 0 0 14 0 10 0 0 1 0 0 0 0 0 100 March 4, 2026 at 01:37:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 104 0 0 0 0 300 0 1 0 99 1 0 0 3 215 104 38 1 1 0 0 1118 0 0 0 100 2 0 0 3 216 105 8 0 0 0 0 7 0 0 0 100 3 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 4 0 0 0 23 8 18 0 1 0 0 9 0 0 0 100 5 0 0 21 14 4 12 0 0 0 0 1118 0 0 0 100 6 0 0 0 112 51 112 0 1 0 0 0 0 0 0 100 7 0 0 0 13 0 8 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:37:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 104 0 0 0 0 300 0 1 0 99 1 0 0 3 213 103 34 1 0 0 0 1113 0 0 0 100 2 0 0 3 208 101 2 0 0 0 0 0 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 4 0 0 0 25 9 20 0 1 0 0 7 0 0 0 100 5 0 0 21 11 4 8 0 0 0 0 1120 0 0 0 100 6 0 0 0 109 51 104 0 1 0 0 0 0 0 0 100 7 0 0 0 17 0 18 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:37:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 106 1 0 0 0 303 0 1 0 99 1 0 0 3 216 104 38 2 0 0 0 1120 0 0 0 100 2 0 0 3 214 104 8 0 0 0 0 6 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 4 0 0 0 30 11 26 0 0 0 0 15 0 0 0 100 5 0 0 21 12 5 10 0 0 0 0 1120 0 0 0 100 6 0 0 0 111 52 108 0 0 0 0 6 0 0 0 100 7 0 0 0 16 0 14 0 0 0 0 8 0 0 0 100 March 4, 2026 at 01:37:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2112 101 116 0 1 0 0 300 0 1 0 99 1 0 0 3 222 106 48 1 0 0 0 1127 0 0 0 100 2 0 0 3 208 101 4 0 1 0 0 0 0 0 0 100 3 0 0 0 11 2 7 0 2 0 0 0 0 0 0 100 4 0 0 0 26 8 20 0 0 0 0 15 0 0 0 100 5 0 0 21 19 10 10 1 0 0 0 1142 0 0 0 100 6 0 0 0 112 52 110 0 0 0 0 28 0 0 0 100 7 0 0 0 16 0 10 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:37:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 108 0 0 0 0 300 0 1 0 99 1 0 0 3 221 105 50 1 1 0 0 1116 0 0 0 100 2 0 0 3 212 103 6 0 0 0 0 2 0 0 0 100 3 0 0 0 13 2 7 0 1 0 0 0 0 0 0 100 4 0 0 0 30 9 22 1 0 0 0 10 0 0 0 100 5 0 0 21 12 5 10 0 0 0 0 1119 0 0 0 100 6 0 0 0 82 37 75 0 1 0 0 0 0 0 0 100 7 0 0 0 34 14 32 0 2 0 0 0 0 0 0 100 March 4, 2026 at 01:37:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 108 0 1 1 0 300 0 1 0 99 1 0 0 3 212 103 34 1 0 2 0 1114 0 0 0 100 2 0 0 3 210 102 4 0 0 1 0 1 0 0 0 100 3 0 0 0 17 3 8 0 2 0 0 0 0 0 0 100 4 0 0 0 26 10 18 0 0 1 0 7 0 0 0 100 5 0 0 21 20 6 14 1 1 1 0 1120 0 0 0 100 6 0 0 0 10 2 2 0 0 1 0 0 0 0 0 100 7 0 0 0 109 51 103 0 2 1 0 0 0 0 0 100 March 4, 2026 at 01:37:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 111 0 0 3384 126 3173 22 79 17 0 8709 4 4 0 92 1 56 0 3 1163 109 2070 20 78 45 0 7058 5 4 0 91 2 255 0 3 747 103 1172 7 55 22 0 3879 3 2 0 95 3 5 0 0 1001 4 2103 22 71 13 0 4451 3 2 0 95 4 10 0 0 591 11 1169 5 46 10 0 2483 2 1 0 96 5 0 0 21 199 9 336 8 20 53 0 3832 5 1 0 94 6 4 0 0 651 2 1463 10 42 24 0 4872 4 2 0 93 7 16 0 0 578 12 1296 6 26 14 0 4926 2 1 0 97 March 4, 2026 at 01:38:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 20 0 0 6387 102 9139 64 314 119 0 25847 24 15 0 61 1 42 0 3 5124 121 10511 65 355 131 0 23272 19 12 0 69 2 12 0 3 3915 106 7996 40 207 137 0 21199 19 12 0 69 3 12 0 14 4366 15 9172 55 283 71 0 22662 18 12 0 70 4 17 0 0 3289 16 6768 29 247 101 0 14039 13 8 0 79 5 6 0 7 2252 26 4711 17 140 74 0 13862 11 7 0 83 6 5 0 0 2903 14 6250 46 229 120 0 15311 12 8 0 80 7 3 0 0 1877 11 3880 18 122 54 0 8521 8 5 0 87 March 4, 2026 at 01:38:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 37 0 2 6960 104 10303 77 382 82 0 23035 22 14 0 64 1 8 0 4 5287 111 10901 75 396 112 0 27395 22 15 0 63 2 15 0 2 4270 110 8514 42 266 100 0 20111 18 11 0 71 3 2 0 0 3955 13 8435 53 286 91 0 21171 17 11 0 73 4 10 0 14 2895 23 5945 34 230 65 0 14034 12 8 0 80 5 5 0 7 1605 20 3266 26 118 90 0 11035 9 6 0 85 6 7 0 0 3199 11 6903 30 230 137 0 15931 14 9 0 77 7 3 0 0 2140 14 4543 24 129 98 0 12104 10 6 0 84 March 4, 2026 at 01:38:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 16 0 0 5657 107 7591 41 297 299 0 18581 17 12 0 70 1 6 0 3 3910 110 7746 41 317 257 0 17930 15 11 0 74 2 5 0 3 2995 109 5989 28 213 285 0 15811 14 10 0 76 3 1 0 0 3488 97 7110 33 279 278 0 16425 12 9 0 79 4 4 0 14 2064 18 4237 24 207 313 0 10863 9 7 0 84 5 2 0 7 1921 8 4145 19 130 256 0 10849 9 7 0 84 6 4 0 0 2344 15 5253 19 184 247 0 12824 11 8 0 81 7 1 0 0 1323 14 2744 15 99 303 0 6495 6 5 0 89 March 4, 2026 at 01:38:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2213 102 371 1 97 364 0 0 0 2 0 98 1 0 0 3 356 121 325 2 97 485 0 3 0 2 0 98 2 0 0 3 312 102 305 0 82 457 0 1123 0 2 0 98 3 0 0 7 471 349 505 2 92 489 0 864 0 2 0 98 4 0 0 14 355 2 745 1 91 452 0 266 0 2 0 98 5 0 0 0 126 6 305 1 85 500 1 299 0 2 0 98 6 0 0 0 115 0 282 0 88 496 1 0 0 2 0 98 7 0 0 0 185 35 351 1 87 478 0 6 0 2 0 98 March 4, 2026 at 01:38:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2252 100 421 1 89 502 0 0 0 2 0 98 1 0 0 3 445 103 496 0 102 600 0 0 0 2 0 98 2 0 0 3 388 110 434 1 86 607 0 1126 0 2 0 98 3 0 0 7 568 377 927 0 116 599 0 859 0 2 0 98 4 0 0 14 287 22 570 1 108 623 0 266 0 2 0 98 5 0 0 0 168 5 383 0 103 644 0 294 0 2 0 98 6 0 0 0 172 1 381 0 105 568 0 1 0 2 0 98 7 0 0 0 162 9 354 0 88 566 0 15 0 1 0 98 March 4, 2026 at 01:38:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 108 0 1 0 0 7 0 1 0 99 1 0 0 3 218 103 10 0 2 1 0 14 0 0 0 100 2 0 0 3 211 103 34 1 0 0 0 1124 0 0 0 100 3 0 0 7 13 4 10 0 0 0 0 861 0 0 0 100 4 0 0 14 77 36 70 0 0 0 0 267 0 0 0 100 5 0 0 0 28 9 24 1 2 0 0 300 0 0 0 100 6 0 0 0 49 16 46 0 3 0 0 1 0 0 0 100 7 0 0 0 26 9 26 0 2 1 0 16 0 0 0 100 March 4, 2026 at 01:38:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 114 2 2 0 0 10 0 1 0 99 1 0 0 3 215 101 4 0 1 0 0 0 0 0 0 100 2 0 0 3 208 102 1 0 0 0 0 146 0 0 0 100 3 0 0 7 12 4 8 0 0 0 0 860 0 0 0 100 4 0 0 14 9 2 4 0 0 0 0 266 0 0 0 100 5 0 0 0 21 9 10 0 1 0 0 295 0 0 0 100 6 0 0 0 116 52 115 0 3 0 0 8 0 0 0 100 7 0 0 0 29 7 32 0 3 0 0 12 0 0 0 100 March 4, 2026 at 01:38:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2121 114 133 0 1 0 0 0 0 1 0 99 1 0 0 3 210 102 2 0 0 0 0 2 0 0 0 100 2 0 0 3 208 101 33 1 0 1 0 976 0 0 0 100 3 0 0 7 14 4 8 1 0 0 0 859 0 0 0 100 4 0 0 14 14 4 10 0 0 0 0 267 0 0 0 100 5 0 0 0 22 6 22 0 2 3 0 297 0 0 0 100 6 0 0 0 18 1 14 0 0 1 0 18 0 0 0 100 7 0 0 0 97 44 96 0 1 0 0 19 0 0 0 100 March 4, 2026 at 01:38:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 134 184 0 3 1 0 1 0 1 0 99 1 0 0 3 208 101 0 0 0 1 0 0 0 0 0 100 2 0 0 3 209 102 32 1 0 2 0 1122 0 0 0 100 3 0 0 7 14 5 8 0 0 1 0 858 0 0 0 100 4 0 0 14 12 4 6 0 0 1 0 267 0 0 0 100 5 0 0 0 22 5 15 0 1 1 0 295 0 0 0 100 6 0 0 0 19 4 10 0 1 1 0 0 0 0 0 100 7 0 0 0 53 23 46 0 2 1 0 9 0 0 0 100 March 4, 2026 at 01:38:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 0 2145 109 155 40 9 1 0 52 21 1 0 78 1 0 0 3 250 103 82 21 10 0 0 247 21 0 0 78 2 2 0 73 239 103 72 16 5 0 0 1178 21 0 0 78 3 1291 0 7 110 4 168 90 4 5 0 1327 21 1 0 78 4 1595 0 14 54 2 91 44 6 2 1 655 21 1 0 78 5 4 0 0 70 9 64 19 9 2 1 418 22 0 0 78 6 0 0 0 95 1 118 70 7 4 0 380 22 0 0 78 7 0 0 0 130 47 136 13 8 1 0 187 22 0 0 78 March 4, 2026 at 01:38:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2186 109 174 140 6 2 0 229 99 1 0 0 1 0 0 3 355 106 142 110 8 3 0 241 100 0 0 0 2 19 0 115 339 128 116 93 9 4 0 1326 99 1 0 0 3 0 0 0 146 6 152 127 8 1 0 1034 100 0 0 0 4 4 0 21 172 19 156 125 9 5 0 745 99 1 0 0 5 1 0 0 159 7 163 126 9 6 0 578 100 0 0 0 6 0 0 0 137 2 114 107 5 8 0 198 100 0 0 0 7 0 0 0 137 2 116 100 8 3 0 180 100 0 0 0 March 4, 2026 at 01:38:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2212 136 211 154 11 8 0 279 99 1 0 0 1 0 0 3 356 104 143 126 5 5 0 265 100 0 0 0 2 1 0 115 329 104 171 115 13 3 0 1393 99 1 0 0 3 2 0 0 146 14 116 104 15 4 0 823 100 0 0 0 4 0 0 21 166 11 189 145 11 4 0 854 99 1 0 0 5 0 0 0 166 11 153 124 9 12 0 562 100 0 0 0 6 0 0 0 172 6 239 167 9 11 0 373 100 0 0 0 7 0 0 0 146 1 113 108 8 2 0 168 100 0 0 0 March 4, 2026 at 01:38:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2173 102 123 115 13 3 0 222 99 1 0 0 1 0 0 3 336 101 128 108 14 13 0 276 100 0 0 0 2 0 0 115 329 105 140 104 6 4 0 1234 99 1 0 0 3 0 0 0 235 54 221 152 8 6 0 800 100 0 0 0 4 0 0 21 144 5 134 111 9 11 0 796 99 1 0 0 5 1 0 0 127 3 122 103 17 18 0 668 100 0 0 0 6 0 0 0 141 2 152 120 11 8 0 215 100 0 0 0 7 0 0 0 210 7 247 169 11 8 0 474 100 0 0 0 March 4, 2026 at 01:38:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2152 103 59 77 6 7 0 194 99 1 0 0 1 0 0 3 368 105 199 148 12 4 0 443 99 1 0 0 2 0 0 101 302 102 110 90 10 1 0 1292 99 1 0 0 3 0 0 0 156 4 178 132 10 6 0 923 100 0 0 0 4 0 0 21 215 23 205 144 12 0 0 825 100 0 0 0 5 0 0 0 112 2 94 96 6 3 0 436 100 0 0 0 6 0 0 0 184 21 208 145 8 7 0 364 100 0 0 0 7 0 0 0 153 15 114 104 8 1 0 176 100 0 0 0 March 4, 2026 at 01:38:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2160 102 97 101 6 7 0 223 99 1 0 0 1 0 0 3 313 102 73 89 3 8 0 153 100 0 0 0 2 1 0 101 336 106 205 129 11 4 0 1461 99 1 0 0 3 0 0 0 120 4 119 102 15 7 0 865 100 0 0 0 4 0 0 21 175 5 170 134 8 1 0 743 100 0 0 0 5 0 0 0 156 6 165 125 8 4 0 591 100 0 0 0 6 0 0 0 178 1 169 135 7 6 0 263 100 0 0 0 7 0 0 0 210 51 181 136 7 1 0 189 100 0 0 0 March 4, 2026 at 01:38:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2168 103 166 121 15 4 0 171 99 1 0 0 1 0 0 3 334 102 118 111 9 10 0 243 100 0 0 0 2 0 0 101 341 105 195 131 9 6 0 1377 99 1 0 0 3 0 0 0 152 17 114 108 9 6 0 808 100 0 0 0 4 0 0 21 140 9 113 104 6 0 0 740 100 0 0 0 5 0 0 0 151 7 159 132 5 4 0 564 100 0 0 0 6 0 0 0 149 5 165 128 10 11 0 335 100 0 0 0 7 0 0 0 186 38 195 133 10 7 0 261 100 0 0 0 March 4, 2026 at 01:38:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2170 104 134 114 17 0 0 229 99 1 0 0 1 0 0 3 320 102 86 94 14 3 0 159 100 0 0 0 2 0 0 115 322 102 146 104 9 2 0 1318 99 1 0 0 3 0 0 0 192 16 220 160 6 3 0 931 100 0 0 0 4 0 0 21 188 29 152 124 9 2 0 725 100 0 0 0 5 0 0 0 125 7 78 92 4 8 0 512 100 0 0 0 6 0 0 0 192 11 229 165 7 4 0 439 100 0 0 0 7 0 0 0 157 8 161 119 16 5 0 323 100 0 0 0 March 4, 2026 at 01:38:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2208 117 245 159 19 5 0 392 99 1 0 0 1 0 0 3 386 113 181 139 22 3 0 172 100 0 0 0 2 5 0 101 341 103 178 123 13 10 0 1411 99 1 0 0 3 0 0 0 145 4 140 120 9 6 0 830 100 0 0 0 4 0 0 21 161 8 132 117 9 9 0 784 100 0 0 0 5 0 0 0 176 5 170 134 8 1 0 641 100 0 0 0 6 2 0 0 141 1 134 118 3 9 0 206 100 0 0 0 7 0 0 0 182 27 184 133 11 3 0 323 100 0 0 0 March 4, 2026 at 01:38:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2159 103 74 89 5 3 0 157 99 1 0 0 1 0 0 7 438 137 261 168 12 3 0 283 100 0 0 0 2 0 0 91 346 103 217 142 17 5 0 1423 99 1 0 0 3 0 0 0 170 21 159 124 12 4 0 821 100 0 0 0 4 0 0 21 152 8 148 125 8 4 0 846 100 0 0 0 5 0 0 0 150 4 155 122 14 12 0 616 100 0 0 0 6 0 0 0 137 1 134 112 9 3 0 189 100 0 0 0 7 0 0 0 113 4 72 82 4 9 0 170 100 0 0 0 March 4, 2026 at 01:38:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2175 102 83 102 5 0 0 196 99 1 0 0 1 0 0 3 354 103 116 108 5 5 0 203 100 0 0 0 2 0 0 129 333 107 177 114 14 5 0 1462 99 1 0 0 3 0 0 0 221 30 234 163 15 6 0 880 100 0 0 0 4 0 0 21 226 31 179 135 15 4 0 784 100 0 0 0 5 0 0 0 167 3 165 131 12 3 0 648 100 0 0 0 6 0 0 0 186 6 250 169 14 11 0 277 100 0 0 0 7 0 0 0 137 2 112 107 12 0 0 308 100 0 0 0 March 4, 2026 at 01:38:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2184 103 193 132 17 6 0 382 99 1 0 0 1 0 0 3 306 103 82 83 13 6 0 226 100 0 0 0 2 0 0 73 334 104 168 118 11 10 0 1334 99 1 0 0 3 0 0 0 181 5 184 138 6 2 0 830 100 0 0 0 4 0 0 21 191 31 172 137 9 4 0 765 100 0 0 0 5 0 0 0 164 28 130 114 9 5 0 481 100 0 0 0 6 0 0 0 131 2 148 122 5 4 0 202 100 0 0 0 7 0 0 0 127 2 89 96 4 5 0 234 100 0 0 0 March 4, 2026 at 01:38:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2167 110 142 110 16 2 0 204 99 1 0 0 1 0 0 3 348 102 153 120 12 11 0 294 100 0 0 0 2 1 0 143 312 103 117 93 10 4 0 1431 99 1 0 0 3 0 0 0 169 7 149 126 13 10 0 819 100 0 0 0 4 0 0 21 162 15 131 115 10 3 0 768 100 0 0 0 5 0 0 0 169 10 196 149 7 3 0 668 100 0 0 0 6 0 0 0 177 16 217 138 14 19 0 314 100 0 0 0 7 0 0 0 186 17 203 155 11 7 0 353 100 0 0 0 March 4, 2026 at 01:38:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2183 104 127 117 11 3 0 322 99 1 0 0 1 0 0 3 369 103 203 149 9 13 0 297 100 0 0 0 2 0 0 115 299 103 84 78 8 0 0 1324 99 1 0 0 3 0 0 0 148 5 112 103 7 2 0 771 100 0 0 0 4 0 0 21 208 42 152 122 5 0 0 643 100 0 0 0 5 0 0 0 180 18 169 133 8 9 0 592 100 0 0 0 6 0 0 0 135 2 159 115 12 6 0 222 100 0 0 0 7 0 0 0 160 7 167 130 16 1 0 296 100 0 0 0 March 4, 2026 at 01:38:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2159 102 104 97 11 4 0 136 99 1 0 0 1 0 0 3 325 105 137 116 7 5 0 295 100 0 0 0 2 0 0 101 296 102 75 71 9 1 0 1271 99 1 0 0 3 0 0 0 149 4 140 116 15 2 0 838 100 0 0 0 4 0 0 21 134 5 101 102 12 1 0 641 100 0 0 0 5 0 0 0 146 3 139 112 16 9 0 593 100 0 0 0 6 0 0 0 229 29 312 202 17 10 0 480 99 1 0 0 7 0 0 0 175 23 127 119 9 0 0 239 100 0 0 0 March 4, 2026 at 01:38:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2183 108 190 136 14 4 0 213 99 1 0 0 1 0 0 3 331 104 115 102 14 11 0 295 100 0 0 0 2 0 0 129 339 115 164 114 15 5 0 1285 99 1 0 0 3 0 0 0 144 5 150 122 8 3 0 925 100 0 0 0 4 0 0 21 154 7 113 110 8 2 0 814 100 0 0 0 5 0 0 0 141 5 121 109 14 11 0 551 100 0 0 0 6 0 0 0 160 4 216 146 15 12 0 255 100 0 0 0 7 0 0 0 184 35 179 129 15 6 0 307 100 0 0 0 March 4, 2026 at 01:38:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 7 2139 102 74 87 8 1 0 206 99 1 0 0 1 0 0 3 323 103 81 89 9 4 0 155 100 0 0 0 2 0 0 101 392 112 265 169 13 3 0 1484 99 1 0 0 3 0 0 0 233 50 242 163 13 3 0 862 100 0 0 0 4 0 0 21 167 7 143 123 10 5 0 735 100 0 0 0 5 0 0 0 124 3 93 91 10 8 0 531 100 0 0 0 6 0 0 0 119 4 77 88 11 1 0 154 100 0 0 0 7 0 0 0 140 2 170 132 11 10 0 296 100 0 0 0 March 4, 2026 at 01:38:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2169 105 96 95 11 0 0 189 99 1 0 0 1 0 0 3 363 102 170 133 10 2 0 297 100 0 0 0 2 0 0 101 356 103 200 137 5 4 0 1389 99 1 0 0 3 0 0 0 147 6 98 101 4 3 0 848 100 0 0 0 4 0 0 21 151 12 108 100 6 1 0 677 100 0 0 0 5 0 0 0 246 50 240 157 16 1 0 622 100 0 0 0 6 0 0 0 158 2 205 141 14 5 0 330 100 0 0 0 7 0 0 0 110 1 93 90 16 4 0 180 100 0 0 0 March 4, 2026 at 01:38:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2160 103 103 97 9 1 0 119 99 1 0 0 1 0 0 3 339 111 97 89 7 1 0 153 100 0 0 0 2 0 0 87 360 125 222 131 12 6 0 1439 99 1 0 0 3 0 0 0 131 4 104 99 11 3 0 792 100 0 0 0 4 0 0 21 153 21 115 100 8 2 0 657 100 0 0 0 5 0 0 0 137 5 85 92 7 3 0 445 99 1 0 0 6 0 0 0 125 2 88 93 10 2 0 87 100 0 0 0 7 0 0 0 112 7 85 90 10 0 0 154 100 0 0 0 March 4, 2026 at 01:38:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2129 105 103 17 9 1 0 126 24 1 0 76 1 1 0 3 250 103 37 31 4 1 0 107 42 0 0 58 2 4 0 17 232 102 37 18 1 1 0 1140 29 1 0 70 3 2 0 0 107 38 99 15 8 0 0 660 26 0 0 74 4 0 0 21 83 17 60 33 8 1 0 585 38 0 0 62 5 0 0 0 36 4 19 13 4 1 0 337 26 0 0 74 6 0 0 0 56 3 41 28 6 1 0 90 41 0 0 59 7 0 0 0 73 7 62 16 6 1 0 175 30 0 0 70 March 4, 2026 at 01:38:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 67 0 0 2154 103 154 0 7 9 7 79 0 1 0 99 1 3 0 3 242 102 31 0 9 2 2 41 0 0 0 100 2 1616 0 116 233 103 92 3 5 6 16 7732 2 2 0 96 3 67 0 0 148 53 169 0 13 9 12 799 0 0 0 100 4 23 0 23 57 5 59 1 8 4 5 676 0 0 0 100 5 1863 0 0 61 2 80 2 10 6 13 725 1 1 0 99 6 24 0 0 57 8 71 0 9 7 12 99 0 0 0 100 7 8 0 0 36 2 27 0 4 4 4 59 0 0 0 100 March 4, 2026 at 01:38:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 104 0 0 0 0 0 0 1 0 99 1 0 0 3 213 103 8 0 0 0 0 7 0 0 0 100 2 0 0 3 212 102 36 1 1 1 0 1218 0 0 0 100 3 0 0 0 111 53 108 0 1 0 0 599 0 0 0 100 4 0 0 21 20 3 16 0 1 0 0 528 0 0 0 100 5 0 0 0 10 2 6 0 0 0 0 294 0 0 0 100 6 0 0 0 22 7 16 0 1 0 0 12 0 0 0 100 7 0 0 0 15 1 18 0 1 0 0 7 0 0 0 100 March 4, 2026 at 01:38:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2116 104 120 1 0 0 0 15 0 1 0 99 1 0 0 3 223 109 16 0 0 0 0 9 0 0 0 100 2 0 0 3 211 102 34 1 0 1 0 1212 0 0 0 100 3 0 0 0 112 53 106 1 0 0 0 601 0 0 0 100 4 0 0 21 19 3 16 0 1 0 0 525 0 0 0 100 5 0 0 0 18 7 6 1 0 0 0 294 0 0 0 100 6 0 0 0 8 0 6 0 0 0 0 5 0 0 0 100 7 1 0 0 13 1 10 0 0 0 0 7 0 0 0 100 March 4, 2026 at 01:38:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2 0 3 2609 104 882 34 90 255 0 3656 18 5 0 77 1 2 0 10 733 110 839 52 134 300 0 4106 25 4 0 71 2 3 0 535 792 105 1143 31 156 332 0 3942 7 4 0 88 3 5 0 14 824 118 1309 62 147 225 0 3845 15 4 0 81 4 7 0 29 538 9 772 28 125 296 0 3259 15 5 0 80 5 34 0 0 514 7 768 22 93 345 1 2759 7 4 0 90 6 34 0 0 673 11 1168 29 128 301 0 3287 9 4 0 87 7 0 0 0 527 7 853 22 87 283 0 2277 6 4 0 90 March 4, 2026 at 01:38:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2273 103 511 1 143 677 0 588 0 3 0 97 1 0 0 3 355 104 372 0 111 708 0 3 0 2 0 98 2 0 0 10 361 105 385 1 120 749 0 535 0 2 0 98 3 0 0 0 524 364 381 0 131 724 0 601 0 3 0 97 4 0 0 21 161 4 383 0 121 736 0 526 0 2 0 98 5 0 0 0 161 9 365 0 101 754 0 303 0 2 0 97 6 0 0 0 288 51 516 1 114 811 0 0 0 2 0 98 7 0 0 0 487 2 1027 0 118 665 0 0 0 2 0 98 March 4, 2026 at 01:38:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2327 104 583 4 115 983 0 1121 0 3 0 96 1 0 0 3 390 101 425 1 127 914 0 0 0 2 0 98 2 0 0 3 389 102 385 3 118 763 0 0 0 2 0 98 3 0 0 112 572 388 442 2 119 983 0 600 0 3 0 97 4 0 0 21 221 4 464 4 132 948 0 524 0 3 0 97 5 0 0 0 304 8 657 3 125 1000 0 303 0 3 0 97 6 0 0 0 543 50 1017 3 142 886 0 0 0 3 0 97 7 0 0 0 204 0 416 2 122 851 0 0 0 3 0 97 March 4, 2026 at 01:38:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2177 102 261 1 21 200 0 1120 0 1 0 99 1 0 0 3 272 102 134 0 29 156 0 2 0 0 0 100 2 0 0 3 270 103 132 0 24 194 0 1 0 0 0 100 3 0 0 7 152 84 124 1 21 181 0 600 0 1 0 99 4 0 0 21 70 4 120 0 24 188 0 526 0 0 0 100 5 0 0 0 75 9 126 1 13 208 0 304 0 0 0 99 6 0 0 0 244 51 378 0 31 162 0 1 0 0 0 100 7 0 0 0 73 0 125 0 22 150 0 0 0 0 0 100 March 4, 2026 at 01:38:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2136 109 171 2 5 3 0 1975 0 1 0 99 1 0 0 3 226 101 39 0 8 1 0 83 0 0 0 100 2 0 0 3 222 104 29 0 7 1 0 157 0 0 0 100 3 0 0 0 23 4 23 1 4 0 0 660 0 0 0 100 4 0 0 21 20 3 22 0 3 0 0 546 0 0 0 100 5 0 0 0 39 15 43 5 3 3 0 344 0 0 0 100 6 0 0 0 123 52 130 0 5 0 0 68 0 0 0 100 7 0 0 0 26 1 29 0 4 2 0 835 0 0 0 100 March 4, 2026 at 01:38:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2166 101 276 1 49 566 0 1118 0 3 0 97 1 0 0 3 394 103 405 0 56 629 0 3 0 2 0 98 2 0 0 3 272 104 162 0 49 649 0 0 0 2 0 98 3 0 0 0 184 113 158 3 48 624 0 600 0 2 0 98 4 0 0 21 76 4 162 0 43 691 0 525 0 2 0 98 5 0 0 0 69 2 163 0 49 521 0 294 0 1 0 99 6 0 0 0 169 50 257 1 50 665 0 18 0 2 0 98 7 0 0 0 89 8 172 0 38 581 0 18 0 2 0 98 March 4, 2026 at 01:38:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2221 107 341 3 52 709 0 271 0 2 0 98 1 0 0 3 458 101 521 0 58 632 0 0 0 2 0 98 2 0 0 3 324 102 249 0 47 714 0 0 0 2 0 98 3 0 0 0 271 154 241 0 52 690 0 600 0 2 0 98 4 0 0 21 131 4 260 1 49 771 0 525 0 2 0 98 5 0 0 0 112 3 220 0 51 611 0 294 0 1 0 99 6 0 0 0 219 51 332 0 50 771 0 0 0 2 0 98 7 0 0 0 119 9 229 2 49 640 0 867 0 2 0 98 March 4, 2026 at 01:38:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 102 136 0 2 0 0 1119 0 1 0 99 1 0 0 3 219 103 10 0 2 0 0 2 0 0 0 100 2 0 0 3 212 103 6 0 1 0 0 1 0 0 0 100 3 0 0 0 15 4 8 1 0 0 0 600 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 525 0 0 0 100 5 0 0 0 13 2 10 0 1 0 0 294 0 0 0 100 6 0 0 0 109 50 110 0 1 0 0 0 0 0 0 100 7 0 0 0 18 6 12 0 0 0 0 6 0 0 0 100 March 4, 2026 at 01:38:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2117 104 157 1 2 0 0 1141 0 1 0 99 1 0 0 3 217 103 14 0 0 0 0 8 0 0 0 100 2 0 0 3 211 102 6 0 1 0 0 24 0 0 0 100 3 0 0 0 13 4 8 0 0 0 0 599 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 525 0 0 0 100 5 0 0 0 10 2 6 0 0 0 0 294 0 0 0 100 6 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 7 0 0 0 23 8 18 0 0 0 0 31 0 0 0 100 March 4, 2026 at 01:38:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2120 107 157 1 0 0 0 1129 0 1 0 99 1 0 0 3 215 104 8 0 0 0 0 7 0 0 0 100 2 0 0 3 212 102 6 0 1 0 0 3 0 0 0 100 3 0 0 0 14 4 10 0 1 0 0 603 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 525 0 0 0 100 5 0 0 0 29 11 24 1 0 0 0 331 0 0 0 100 6 0 0 0 110 50 108 0 0 0 0 5 0 0 0 100 7 0 0 0 20 2 24 0 1 0 0 18 0 0 0 100 March 4, 2026 at 01:38:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 103 144 1 0 0 0 1120 0 1 0 99 1 0 0 3 216 102 16 0 1 0 0 0 0 0 0 100 2 0 0 3 211 102 6 0 0 3 0 0 0 0 0 100 3 1 0 0 18 5 16 0 2 1 0 605 0 0 0 100 4 20 0 21 16 4 12 1 1 0 0 531 0 0 0 100 5 0 0 0 11 2 8 0 0 0 0 294 0 0 0 100 6 0 0 0 109 50 102 0 0 2 0 0 0 0 0 100 7 0 0 0 20 6 14 0 1 0 0 9 0 0 0 100 March 4, 2026 at 01:38:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 142 1 0 0 0 1116 0 1 0 99 1 0 0 3 213 104 6 0 0 0 0 3 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 0 0 0 0 100 3 0 0 0 15 4 8 2 0 1 0 601 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 524 0 0 0 100 5 0 0 0 11 2 6 0 0 0 0 294 0 0 0 100 6 0 0 0 105 50 102 0 1 0 0 0 0 0 0 100 7 0 0 0 18 6 12 1 0 0 0 6 0 0 0 100 March 4, 2026 at 01:38:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 103 144 1 0 0 0 1115 0 1 0 99 1 0 0 3 214 103 168 0 0 0 0 331 0 0 0 100 2 0 0 3 215 102 14 0 1 0 0 0 0 0 0 100 3 0 0 0 13 4 8 0 0 0 0 599 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 526 0 0 0 100 5 0 0 0 10 2 6 0 0 0 0 294 0 0 0 100 6 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 7 0 0 0 19 7 16 0 1 0 0 10 0 0 0 100 March 4, 2026 at 01:38:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 104 144 1 2 0 0 1123 0 1 0 99 1 0 0 3 217 103 8 0 2 0 0 2 0 0 0 100 2 0 0 3 214 103 8 0 0 0 0 1 0 0 0 100 3 1 0 0 22 6 22 0 1 0 0 603 0 0 0 100 4 0 0 21 16 5 14 0 1 0 0 529 0 0 0 100 5 0 0 0 16 4 10 1 0 1 0 296 0 0 0 100 6 0 0 0 112 52 112 0 1 0 0 19 0 0 0 100 7 0 0 0 22 8 18 0 0 0 0 22 0 0 0 100 March 4, 2026 at 01:38:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2115 104 158 1 0 0 0 1127 0 1 0 99 1 0 0 3 212 102 8 0 0 0 0 7 0 0 0 100 2 0 0 3 212 102 6 1 0 0 0 3 0 0 0 100 3 0 0 0 14 4 8 0 0 0 0 600 0 0 0 100 4 0 0 21 13 3 8 1 1 2 0 528 0 0 0 100 5 1 0 0 24 10 18 0 0 0 0 306 0 0 0 100 6 0 0 0 109 50 108 0 0 0 0 8 0 0 0 100 7 1 0 0 25 7 24 0 1 1 0 26 0 0 0 100 March 4, 2026 at 01:38:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2124 108 154 2 0 0 0 1122 0 1 0 99 1 0 0 3 215 104 10 0 0 0 0 3 0 0 0 100 2 0 0 3 211 102 6 0 0 1 0 0 0 0 0 100 3 0 0 0 19 4 14 1 0 3 0 600 0 0 0 100 4 0 0 21 20 5 22 0 1 1 0 526 0 0 0 100 5 0 0 0 11 2 8 0 0 0 0 294 0 0 0 100 6 0 0 0 109 50 102 0 0 2 0 0 0 0 0 100 7 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:38:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2121 109 160 1 0 1 0 1128 0 1 0 99 1 0 0 7 212 102 4 0 0 1 0 0 0 0 0 100 2 0 0 7 212 102 8 0 1 0 0 1 0 0 0 100 3 0 0 0 17 5 8 1 0 1 0 600 0 0 0 100 4 0 0 21 16 4 8 1 0 1 0 525 0 0 0 100 5 0 0 0 18 3 16 0 1 1 0 294 0 0 0 100 6 0 0 0 108 51 100 0 0 1 0 0 0 0 0 100 7 0 0 0 15 4 6 0 0 1 0 4 0 0 0 100 March 4, 2026 at 01:38:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2118 107 150 0 2 0 0 1123 0 1 0 99 1 0 0 3 211 103 4 0 0 0 0 2 0 0 0 100 2 0 0 3 215 103 8 0 1 0 0 1 0 0 0 100 3 0 0 0 15 4 10 0 0 0 0 600 0 0 0 100 4 0 0 21 11 3 6 0 0 0 0 525 0 0 0 100 5 0 0 0 12 3 10 0 1 0 0 295 0 0 0 100 6 0 0 0 106 50 100 0 0 0 0 0 0 0 0 100 7 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:38:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 72 0 0 2259 108 353 3 14 2 0 2018 1 1 0 98 1 8 0 3 293 102 225 1 8 3 0 1016 1 1 0 99 2 1 0 3 244 102 59 4 4 23 0 2061 5 0 0 95 3 239 0 0 106 4 205 1 10 0 0 1731 1 1 0 98 4 8 0 21 223 4 557 2 7 1 0 2865 1 0 0 99 5 8 0 0 421 2 1269 2 7 2 0 6884 2 1 0 97 6 216 0 0 215 49 317 2 6 1 0 224 0 0 0 99 7 35 0 0 66 2 119 0 6 6 0 322 0 0 0 99 March 4, 2026 at 01:38:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 12 0 0 6540 112 9436 57 371 184 0 25477 23 14 0 62 1 8 0 3 4934 113 9890 79 411 100 0 23693 20 13 0 68 2 13 0 3 4059 109 7955 51 258 124 0 19107 17 10 0 72 3 4 0 0 4169 17 8744 61 323 69 0 20339 16 11 0 74 4 9 0 14 2806 18 5791 41 279 122 0 14896 13 8 0 79 5 11 0 7 1985 17 4082 20 146 79 0 12006 11 7 0 83 6 15 0 0 3460 18 7432 50 256 117 0 17762 14 10 0 76 7 5 0 0 2770 9 5834 27 136 79 0 12456 10 7 0 83 March 4, 2026 at 01:38:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 8 0 0 6447 107 9074 73 390 202 0 22132 20 14 0 66 1 14 0 5 5205 122 10533 85 421 280 0 25262 20 14 0 66 2 5 0 2 3754 123 7395 45 267 256 0 16807 16 10 0 74 3 6 0 0 4002 99 8335 65 356 252 0 20889 17 11 0 71 4 5 0 0 3066 17 6350 33 279 242 0 15570 13 9 0 78 5 1 0 7 2137 10 4542 17 169 253 0 12547 10 8 0 82 6 9 0 14 3466 13 7441 49 272 288 0 17915 14 10 0 76 7 3 0 0 2549 13 5513 31 181 272 0 12411 12 8 0 80 March 4, 2026 at 01:38:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 33 0 0 6592 103 9672 92 504 673 0 21842 22 14 0 64 1 8 0 5 4826 120 9714 89 523 709 0 23783 19 13 0 68 2 16 0 2 3888 115 7572 57 385 652 0 18544 16 11 0 72 3 8 0 7 4192 376 8427 68 472 691 0 18101 15 11 0 74 4 9 0 0 2475 12 5380 51 403 775 0 14781 14 9 0 77 5 3 0 3 1927 9 4012 29 290 701 0 8860 8 6 0 86 6 13 0 14 2887 7 6380 47 386 622 0 15933 13 10 0 78 7 9 0 0 2371 10 5121 44 266 603 0 10829 10 7 0 83 March 4, 2026 at 01:38:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2148 100 107 0 14 65 0 0 0 1 0 99 1 0 0 3 273 109 143 2 14 88 0 1431 0 1 0 99 2 0 0 3 264 102 116 0 10 96 0 0 0 0 0 100 3 0 0 7 206 107 328 1 28 77 0 267 0 0 0 99 4 0 0 0 98 22 140 0 25 117 0 300 0 0 0 100 5 0 0 0 133 2 172 0 17 52 0 0 0 0 0 100 6 0 0 14 66 3 122 0 20 88 0 561 0 0 0 100 7 0 0 0 40 0 68 0 13 53 0 0 0 0 0 100 March 4, 2026 at 01:38:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 231 112 52 1 0 0 0 1435 0 0 0 99 2 0 0 3 211 103 6 0 0 0 0 4 0 0 0 100 3 0 0 7 10 3 8 0 1 0 0 260 0 0 0 100 4 0 0 0 113 53 104 1 0 0 0 301 0 0 0 100 5 0 0 0 13 3 8 0 0 0 0 1 0 0 0 100 6 0 0 14 12 4 8 1 0 0 0 561 0 0 0 100 7 0 0 0 9 1 4 0 0 0 0 2 0 0 0 100 March 4, 2026 at 01:38:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 116 0 0 1 0 3 0 1 0 99 1 0 0 3 229 111 50 1 0 1 0 1442 0 0 0 99 2 0 0 3 216 104 14 0 0 1 0 13 0 0 0 100 3 0 0 7 19 4 18 0 1 0 0 272 0 0 0 100 4 0 0 0 115 52 114 0 1 0 0 303 0 0 0 100 5 0 0 0 19 8 10 0 1 0 0 5 0 0 0 100 6 0 0 14 19 6 20 0 0 0 0 589 0 0 0 100 7 0 0 0 11 0 10 0 1 1 0 7 0 0 0 100 March 4, 2026 at 01:38:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2138 100 184 1 23 150 0 0 0 1 0 99 1 0 0 3 248 104 117 2 22 169 0 1135 0 1 0 99 2 0 0 3 242 103 82 0 21 170 0 1 0 1 0 99 3 0 0 7 128 87 88 0 24 173 0 259 0 1 0 99 4 0 0 0 148 53 190 0 33 182 0 301 0 1 0 99 5 0 0 0 132 2 265 1 34 149 0 289 0 1 0 99 6 0 0 14 54 10 98 0 29 191 0 569 0 1 0 99 7 0 0 0 38 1 75 1 11 189 0 2 0 1 0 99 March 4, 2026 at 01:38:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2231 121 395 0 55 353 0 0 0 2 0 98 1 0 0 3 318 102 258 2 62 400 0 1031 0 2 0 98 2 0 0 3 487 102 595 2 63 327 0 0 0 1 0 99 3 0 0 7 353 248 228 1 62 350 0 262 0 2 0 98 4 0 0 0 163 26 312 3 56 409 0 392 0 1 0 98 5 0 0 0 189 4 388 1 52 427 0 300 0 1 0 99 6 0 0 14 132 16 254 1 62 354 0 569 0 1 0 99 7 0 0 0 124 4 259 1 59 403 0 2 0 1 0 99 March 4, 2026 at 01:38:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2154 150 210 0 0 0 0 0 0 1 0 99 1 0 0 3 207 101 0 0 0 0 0 0 0 0 0 100 2 0 0 3 210 103 4 0 0 0 0 1 0 0 0 100 3 0 0 7 11 3 6 0 0 0 0 260 0 0 0 100 4 0 0 0 13 3 36 1 1 0 0 1423 0 0 0 100 5 0 0 0 13 3 8 0 0 0 0 300 0 0 0 100 6 0 0 14 23 9 20 0 0 0 0 570 0 0 0 100 7 0 0 0 12 1 14 0 1 0 0 2 0 0 0 100 March 4, 2026 at 01:39:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 10 0 0 2182 148 253 3 13 0 0 122 6 1 0 94 1 0 0 3 235 102 29 6 7 0 0 68 6 0 0 94 2 3 0 45 234 102 78 13 13 5 0 250 6 0 0 94 3 0 0 7 42 4 48 18 9 0 0 566 6 0 0 94 4 258 0 0 78 3 168 60 7 3 0 1911 6 1 0 94 5 1843 0 14 33 3 18 10 5 6 1 382 5 1 0 94 6 0 0 14 51 10 52 11 11 0 0 964 6 0 0 94 7 5 0 0 88 2 136 55 8 1 1 377 5 0 0 94 March 4, 2026 at 01:39:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2199 100 170 133 9 4 0 313 99 1 0 0 1 0 0 3 408 134 197 147 6 7 0 317 100 0 0 0 2 27 0 122 334 112 118 108 10 2 0 302 100 0 0 0 3 1 0 7 151 15 97 99 7 1 0 414 100 0 0 0 4 0 0 0 154 4 150 108 8 4 0 1626 99 1 0 0 5 0 0 0 175 9 170 133 5 17 0 239 100 0 0 0 6 8 0 14 143 5 146 125 10 4 0 1128 100 0 0 0 7 19 0 0 162 6 175 134 6 4 0 405 100 0 0 0 March 4, 2026 at 01:39:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2170 101 120 115 4 2 0 229 99 1 0 0 1 0 0 3 350 115 158 117 12 9 0 329 100 0 0 0 2 3 0 73 332 104 121 114 7 3 0 254 100 0 0 0 3 2 0 7 144 7 119 106 9 0 0 490 100 0 0 0 4 0 0 0 154 15 183 120 10 1 0 1816 99 1 0 0 5 0 0 0 163 26 139 118 11 2 0 111 100 0 0 0 6 0 0 14 183 6 204 149 8 4 0 1163 100 0 0 0 7 1 0 0 167 2 140 121 6 1 0 257 100 0 0 0 March 4, 2026 at 01:39:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2162 100 83 94 9 14 0 261 99 1 0 0 1 0 0 3 366 119 123 107 4 0 0 186 100 0 0 0 2 0 0 101 348 125 128 113 7 1 0 117 100 0 0 0 3 0 0 7 185 11 200 146 9 3 0 554 100 0 0 0 4 0 0 0 137 10 129 101 12 14 0 1744 99 1 0 0 5 0 0 0 154 5 176 135 11 4 0 322 100 0 0 0 6 0 0 14 157 6 130 115 10 1 0 1085 100 0 0 0 7 0 0 0 163 2 176 140 9 1 0 364 100 0 0 0 March 4, 2026 at 01:39:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2147 100 84 91 10 1 0 290 99 1 0 0 1 0 0 3 354 103 156 126 12 14 0 309 100 0 0 0 2 0 0 87 328 104 137 117 11 5 0 259 100 0 0 0 3 0 0 7 147 4 136 121 8 0 0 453 100 0 0 0 4 0 0 0 230 46 228 144 9 3 0 1693 99 1 0 0 5 0 0 0 155 6 134 119 13 14 0 334 100 0 0 0 6 0 0 14 165 14 159 134 10 0 0 1128 100 0 0 0 7 0 0 0 124 2 118 105 9 2 0 158 100 0 0 0 March 4, 2026 at 01:39:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2193 103 176 125 12 0 0 236 99 1 0 0 1 0 0 3 349 102 132 116 15 7 0 412 100 0 0 0 2 0 0 115 296 105 78 81 14 2 0 226 100 0 0 0 3 0 0 7 158 14 140 119 11 3 0 530 100 0 0 0 4 0 0 0 173 6 219 148 12 1 0 1754 99 1 0 0 5 0 0 0 171 3 190 142 11 8 0 228 100 0 0 0 6 0 0 14 159 8 162 130 11 5 0 1233 100 0 0 0 7 0 0 0 192 37 192 137 10 9 0 218 100 0 0 0 March 4, 2026 at 01:39:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2183 102 165 134 13 2 0 202 99 1 0 0 1 0 0 3 363 102 163 130 11 2 0 247 100 0 0 0 2 0 0 101 319 106 109 101 11 10 0 246 100 0 0 0 3 0 0 7 206 31 192 148 8 2 0 457 100 0 0 0 4 1 0 0 130 11 104 93 7 3 0 1715 99 1 0 0 5 0 0 0 186 23 186 142 11 3 0 343 100 0 0 0 6 0 0 14 134 9 126 103 13 2 0 1213 100 0 0 0 7 0 0 0 134 2 108 105 14 1 0 216 100 0 0 0 March 4, 2026 at 01:39:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2198 108 197 140 12 7 0 713 99 1 0 0 1 0 0 3 350 104 131 115 9 7 0 359 100 0 0 0 2 0 0 115 346 103 137 119 11 1 0 309 100 0 0 0 3 0 0 0 200 35 193 135 11 9 0 343 100 0 0 0 4 0 0 7 153 11 178 119 11 3 0 1905 99 1 0 0 5 0 0 0 166 2 145 115 12 9 0 245 100 0 0 0 6 0 0 0 128 5 111 104 6 1 0 804 100 0 0 0 7 0 0 0 172 9 156 128 7 9 0 289 100 0 0 0 March 4, 2026 at 01:39:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2199 138 202 139 10 4 0 539 99 1 0 0 1 3 0 7 385 118 166 133 7 2 0 297 100 0 0 0 2 0 0 91 403 106 232 165 7 17 0 414 99 1 0 0 3 0 0 0 114 1 72 86 8 3 0 257 100 0 0 0 4 1 0 7 161 12 185 127 8 3 0 1926 99 1 0 0 5 0 0 7 204 2 190 143 9 4 0 272 100 0 0 0 6 5 0 0 116 4 88 91 8 21 0 844 100 0 0 0 7 0 0 0 113 3 68 84 5 1 0 181 100 0 0 0 March 4, 2026 at 01:39:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2174 102 113 108 7 0 0 556 99 1 0 0 1 0 0 4 355 111 108 108 7 7 0 284 100 0 0 0 2 0 0 101 332 112 121 107 7 3 0 249 100 0 0 0 3 0 0 0 175 21 121 110 9 3 0 137 100 0 0 0 4 0 0 7 148 9 179 112 17 1 0 2002 99 1 0 0 5 0 0 0 183 15 181 132 14 7 0 296 100 0 0 0 6 0 0 0 122 3 96 96 8 0 0 841 100 0 0 0 7 0 0 0 171 1 154 125 7 0 0 244 99 1 0 0 March 4, 2026 at 01:39:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2189 104 165 136 8 1 0 470 99 1 0 0 1 0 0 3 366 105 186 142 9 3 0 381 100 0 0 0 2 0 0 87 311 115 64 82 9 0 0 235 100 0 0 0 3 0 0 0 101 0 36 69 5 1 0 130 100 0 0 0 4 0 0 7 176 11 204 126 13 1 0 2020 99 1 0 0 5 0 0 0 201 38 192 142 10 4 0 250 100 0 0 0 6 0 0 0 117 5 98 99 8 1 0 770 100 0 0 0 7 0 0 0 169 5 158 126 18 4 0 360 99 1 0 0 March 4, 2026 at 01:39:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2149 101 87 88 13 2 0 483 99 1 0 0 1 0 0 5 326 102 78 91 11 1 0 239 100 0 0 0 2 0 0 114 322 109 82 90 8 2 0 107 100 0 0 0 3 0 0 0 160 20 165 119 12 2 0 313 100 0 0 0 4 0 0 7 222 20 237 152 18 5 0 1934 99 1 0 0 5 0 0 0 155 13 149 121 17 7 0 353 100 0 0 0 6 0 0 0 173 11 196 145 16 5 0 943 100 0 0 0 7 0 0 7 161 11 143 120 15 4 0 235 99 1 0 0 March 4, 2026 at 01:39:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2178 105 146 110 21 3 0 589 99 1 0 0 1 0 0 3 325 106 98 96 15 3 0 237 100 0 0 0 2 0 0 101 325 103 112 103 12 3 0 156 100 0 0 0 3 0 0 0 137 3 141 121 9 2 0 327 100 0 0 0 4 0 0 7 183 11 210 138 10 1 0 2059 99 1 0 0 5 0 0 0 152 12 137 112 12 5 0 283 100 0 0 0 6 0 0 0 142 3 110 104 10 2 0 896 100 0 0 0 7 0 0 0 212 35 219 148 12 2 0 252 99 1 0 0 March 4, 2026 at 01:39:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2151 102 127 109 15 1 0 511 99 1 0 0 1 0 0 3 307 101 66 82 8 3 0 141 100 0 0 0 2 0 0 59 315 104 96 101 5 1 0 252 100 0 0 0 3 0 0 0 148 2 164 129 10 0 0 357 100 0 0 0 4 0 0 7 166 7 217 145 7 0 0 2130 99 1 0 0 5 0 0 0 158 39 144 110 16 2 0 329 100 0 0 0 6 0 0 0 121 2 87 90 19 1 0 732 100 0 0 0 7 0 0 0 189 16 203 148 16 3 0 255 99 1 0 0 March 4, 2026 at 01:39:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2185 137 180 135 15 3 0 485 99 1 0 0 1 0 0 3 348 102 141 118 12 2 0 205 100 0 0 0 2 0 0 73 312 104 83 90 9 1 0 200 100 0 0 0 3 0 0 0 141 14 114 110 6 2 0 201 100 0 0 0 4 0 0 7 136 7 145 100 13 2 0 1964 99 1 0 0 5 0 0 0 145 3 173 129 18 6 0 351 100 0 0 0 6 0 0 0 142 2 165 122 25 9 0 964 100 0 0 0 7 0 0 0 154 4 193 138 22 6 0 325 99 1 0 0 March 4, 2026 at 01:39:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 14 2177 114 120 113 13 1 0 562 99 1 0 0 1 0 0 3 331 101 86 92 11 2 0 185 100 0 0 0 2 0 0 101 316 104 90 95 7 3 0 153 100 0 0 0 3 0 0 0 183 25 180 139 9 2 0 220 100 0 0 0 4 0 0 7 194 22 215 142 10 1 0 1906 99 1 0 0 5 0 0 0 155 5 144 126 3 1 0 326 100 0 0 0 6 0 0 0 127 6 120 100 12 3 0 966 100 0 0 0 7 0 0 0 157 6 155 121 22 5 0 263 99 1 0 0 March 4, 2026 at 01:39:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 14 2168 105 117 114 8 1 0 482 99 1 0 0 1 0 0 3 403 138 190 135 14 10 0 396 99 1 0 0 2 0 0 87 328 106 101 100 13 0 0 235 100 0 0 0 3 0 0 0 186 7 194 148 11 5 0 383 100 0 0 0 4 0 0 7 158 13 175 115 18 2 0 1940 99 1 0 0 5 0 0 0 137 11 126 107 13 9 0 306 100 0 0 0 6 0 0 0 147 4 141 116 13 3 0 831 100 0 0 0 7 0 0 0 164 2 146 127 12 3 0 201 100 0 0 0 March 4, 2026 at 01:39:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2192 107 123 112 10 2 0 233 99 1 0 0 1 0 0 17 375 102 203 148 13 5 0 621 99 1 0 0 2 0 0 87 362 119 152 124 4 0 0 165 100 0 0 0 3 0 0 0 110 1 61 81 10 3 0 279 100 0 0 0 4 0 0 7 178 5 234 152 10 4 0 2034 99 1 0 0 5 0 0 0 197 22 205 151 9 2 0 219 100 0 0 0 6 0 0 0 151 16 118 111 11 1 0 863 100 0 0 0 7 3 0 0 140 3 94 93 9 15 0 280 100 0 0 0 March 4, 2026 at 01:39:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2144 101 83 91 11 6 0 126 99 1 0 0 1 0 0 21 354 103 138 118 10 3 0 520 100 0 0 0 2 0 0 91 348 117 134 112 11 2 0 175 100 0 0 0 3 0 0 0 166 27 129 108 9 2 0 163 100 0 0 0 4 0 0 7 141 10 161 106 13 4 0 2000 99 1 0 0 5 0 0 0 158 9 136 121 14 4 0 248 100 0 0 0 6 0 0 7 139 9 136 109 14 2 0 786 100 0 0 0 7 0 0 0 129 4 62 81 10 2 0 198 100 0 0 0 March 4, 2026 at 01:39:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 80 34 9 0 0 95 52 1 0 48 1 0 0 17 266 105 48 30 10 0 0 358 49 0 0 51 2 0 0 3 270 106 29 34 2 0 0 44 54 0 0 46 3 3 0 0 91 25 67 25 4 0 0 61 49 0 0 51 4 0 0 7 69 4 81 40 4 0 0 1850 50 0 0 50 5 0 0 0 47 1 19 31 2 0 0 39 53 0 0 47 6 0 0 0 96 27 76 50 6 0 0 650 50 0 0 50 7 0 0 0 48 1 16 28 4 0 0 41 50 0 0 50 March 4, 2026 at 01:39:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 112 0 1 0 0 8 0 1 0 99 1 2 0 17 220 104 15 0 2 0 0 271 0 0 0 100 2 0 0 17 221 105 20 0 1 0 0 21 0 0 0 100 3 4 0 0 114 53 108 0 1 2 0 11 0 0 0 100 4 1 0 7 20 4 42 2 2 3 0 1696 0 0 0 99 5 1 0 0 13 1 8 0 1 0 0 7 0 0 0 100 6 0 0 0 19 2 10 1 1 0 0 602 0 0 0 100 7 0 0 0 29 8 26 0 1 0 0 17 0 0 0 100 March 4, 2026 at 01:39:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 101 109 1 3 0 0 16 0 1 0 99 1 0 0 17 217 103 10 0 0 0 0 266 0 0 0 100 2 0 0 3 214 102 12 0 2 0 0 7 0 0 0 100 3 0 0 0 118 53 118 0 1 0 0 10 0 0 0 100 4 0 0 7 21 4 50 1 2 1 0 1701 0 0 0 99 5 0 0 0 13 6 4 0 1 1 0 5 0 0 0 100 6 0 0 0 18 4 16 0 1 1 0 597 0 0 0 100 7 0 0 0 36 9 31 0 2 0 0 20 0 0 0 100 March 4, 2026 at 01:39:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 102 104 0 0 0 0 0 0 1 0 99 1 0 0 17 216 102 12 1 1 0 0 266 0 0 0 100 2 0 0 3 212 103 6 0 2 0 0 0 0 0 0 100 3 0 0 0 14 3 6 0 0 0 0 5 0 0 0 100 4 0 0 7 18 4 40 1 0 0 0 1690 0 0 0 100 5 0 0 0 7 1 4 0 0 0 0 0 0 0 0 100 6 0 0 0 110 52 104 1 0 0 0 594 0 0 0 100 7 0 0 0 22 7 18 1 0 0 0 9 0 0 0 100 March 4, 2026 at 01:39:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2718 103 1137 46 142 37 0 3922 17 3 0 80 1 0 0 3 618 107 628 43 86 149 0 4271 30 2 0 68 2 2 0 522 752 105 1034 33 94 99 0 3194 9 2 0 89 3 24 0 0 667 2 1137 39 125 18 0 2608 5 2 0 94 4 0 0 7 509 5 810 27 75 35 0 4294 7 2 0 91 5 32 0 0 382 3 508 11 39 138 0 2043 5 1 0 94 6 0 0 0 548 43 822 24 87 67 0 2888 13 2 0 86 7 0 0 0 436 11 682 11 52 28 0 2420 8 1 0 90 March 4, 2026 at 01:39:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 2729 0 112 2159 105 113 5 20 19 10 740 6 2 0 92 1 108 0 3 274 102 89 3 22 13 13 599 5 0 0 94 2 23 0 47 357 105 170 0 13 14 8 441 0 0 0 99 3 20 0 0 80 2 73 5 17 9 5 167 0 0 0 100 4 8 0 15 79 4 108 2 19 17 4 1753 0 1 0 99 5 280 0 48 45 1 42 1 10 9 7 6451 1 1 0 98 6 19 0 0 141 45 135 2 10 8 3 391 5 0 0 95 7 5 0 0 60 8 52 2 12 12 2 693 3 0 0 97 March 4, 2026 at 01:39:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2119 107 118 0 2 0 0 11 0 1 0 99 1 2 0 3 218 101 10 0 1 0 0 3 0 0 0 100 2 34 0 17 216 105 14 0 1 1 0 271 0 0 0 100 3 5 0 0 18 2 14 0 0 1 0 52 0 0 0 100 4 8 0 7 19 5 42 0 1 1 0 1685 0 0 0 99 5 436 0 0 17 4 10 1 2 0 0 51 1 0 0 99 6 0 0 7 115 51 112 0 3 0 0 2 0 0 0 100 7 0 0 0 13 2 4 0 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2130 106 122 1 0 0 0 9 0 1 0 99 1 0 0 3 316 146 96 0 2 0 0 0 0 0 0 100 2 0 0 17 226 104 6 0 0 0 0 266 0 0 0 100 3 0 0 0 27 2 8 0 0 0 0 5 0 0 0 100 4 0 0 7 42 7 52 1 0 3 0 1692 0 0 0 99 5 0 0 112 20 7 11 1 0 0 0 30 0 0 0 100 6 0 0 0 36 5 14 0 1 1 0 0 0 0 0 100 7 0 0 0 39 4 24 1 3 1 0 599 0 0 0 100 March 4, 2026 at 01:39:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2140 106 178 0 22 239 0 7 0 2 0 98 1 0 0 3 319 141 150 1 23 214 0 0 0 2 0 98 2 0 0 17 238 104 79 2 25 273 0 266 0 2 0 98 3 0 0 0 119 85 66 1 20 213 0 0 0 2 0 98 4 0 0 7 148 15 292 2 28 221 0 1677 0 1 0 98 5 0 0 7 34 2 70 1 27 228 0 1 0 2 0 98 6 0 0 0 29 0 56 1 20 238 0 0 0 2 0 98 7 0 0 0 37 3 62 1 21 165 0 595 0 2 0 98 March 4, 2026 at 01:39:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2241 105 440 1 108 691 0 75 0 3 0 97 1 0 0 3 346 103 366 0 106 686 0 158 0 2 0 98 2 0 0 17 401 133 392 1 90 611 0 328 0 2 0 98 3 0 0 0 506 359 359 1 113 727 0 54 0 3 0 97 4 0 0 7 201 31 387 6 104 644 0 2405 0 3 0 96 5 0 0 0 139 3 342 4 98 728 0 817 0 3 0 97 6 0 0 0 355 1 766 2 103 715 0 113 0 2 0 98 7 0 0 0 288 7 616 3 106 662 0 618 0 2 0 98 March 4, 2026 at 01:39:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2263 102 443 3 115 990 0 2 0 4 0 96 1 0 0 3 368 102 430 4 124 976 0 1119 0 3 0 97 2 0 0 17 376 108 416 3 110 973 0 269 0 3 0 97 3 0 0 0 589 379 440 3 122 961 0 1 0 3 0 97 4 0 0 7 247 40 482 1 126 898 0 566 0 3 0 97 5 0 0 0 208 13 430 0 114 885 0 0 0 2 0 98 6 0 0 0 169 0 386 1 119 972 0 0 0 3 0 97 7 0 0 0 545 8 1151 2 102 1043 0 595 0 3 0 97 March 4, 2026 at 01:39:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2173 102 233 0 16 126 0 4 0 1 0 99 1 0 0 3 300 119 174 2 20 90 0 1121 0 1 0 99 2 0 0 17 323 136 169 0 15 95 0 266 0 0 0 100 3 0 0 0 127 79 90 0 19 106 0 0 0 0 0 100 4 0 0 7 68 9 102 0 13 127 0 566 0 0 0 99 5 0 0 0 61 1 113 0 10 102 0 0 0 0 0 100 6 0 0 0 52 0 100 0 16 83 0 0 0 0 0 100 7 0 0 0 130 6 235 1 13 95 0 595 0 0 0 100 March 4, 2026 at 01:39:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 112 0 0 0 0 2 0 1 0 99 1 0 0 3 211 102 34 1 0 1 0 1118 0 1 0 99 2 0 0 17 311 154 106 0 0 0 0 266 0 0 0 100 3 0 0 0 11 2 8 0 0 0 0 5 0 0 0 100 4 0 0 7 36 10 34 1 1 0 0 582 0 0 0 100 5 0 0 0 22 10 10 0 1 1 0 9 0 0 0 100 6 0 0 0 8 0 4 0 0 0 0 0 0 0 0 100 7 0 0 0 12 2 8 0 0 0 0 593 0 0 0 100 March 4, 2026 at 01:39:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2116 103 123 0 2 1 0 12 0 1 0 99 1 0 0 3 211 102 36 1 1 0 0 1121 0 1 0 99 2 0 0 17 312 154 110 0 1 0 0 266 0 0 0 100 3 0 0 0 19 3 16 0 1 0 0 10 0 0 0 100 4 0 0 7 14 3 10 0 1 0 0 584 0 0 0 100 5 0 0 0 27 8 24 0 0 1 0 30 0 0 0 100 6 0 0 0 11 0 12 0 1 2 0 0 0 0 0 100 7 0 0 0 10 2 6 0 0 0 0 595 0 0 0 100 March 4, 2026 at 01:39:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 101 112 0 0 1 0 2 0 1 0 99 1 0 0 3 214 103 36 1 0 1 0 1118 0 1 0 99 2 0 0 17 317 157 114 0 1 0 0 267 0 0 0 100 3 0 0 0 13 3 10 0 1 0 0 7 0 0 0 100 4 0 0 7 27 9 24 0 3 0 0 566 0 0 0 100 5 0 0 0 19 5 12 0 2 0 0 7 0 0 0 100 6 0 0 0 9 0 6 0 3 0 0 3 0 0 0 100 7 0 0 0 17 3 18 0 2 0 0 597 0 0 0 100 March 4, 2026 at 01:39:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2108 103 114 0 0 0 0 10 0 1 0 99 1 0 0 3 211 102 34 0 0 0 0 1114 0 0 0 99 2 0 0 17 314 155 110 0 0 0 0 266 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 4 20 0 7 25 9 18 0 1 0 0 570 0 0 0 100 5 0 0 0 10 2 6 0 1 0 0 3 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 0 10 2 4 1 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 120 0 1 0 0 2 0 1 0 99 1 0 0 3 211 102 36 1 1 1 0 1114 0 0 0 99 2 0 0 17 315 156 110 1 0 0 0 267 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 4 0 0 7 16 4 8 1 0 0 0 561 0 0 0 100 5 0 0 0 17 6 12 0 0 0 0 6 0 0 0 100 6 0 0 0 9 1 4 0 0 0 0 1 0 0 0 100 7 0 0 0 11 2 6 0 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 103 118 0 0 0 0 3 0 1 0 99 1 0 0 3 216 102 44 1 1 1 0 1114 0 1 0 99 2 0 0 17 312 155 110 0 1 0 0 266 0 0 0 100 3 0 0 0 11 2 8 0 0 0 0 5 0 0 0 100 4 0 0 7 23 5 20 0 0 0 0 572 0 0 0 100 5 0 0 0 24 11 14 1 0 0 0 12 0 0 0 100 6 0 0 0 8 1 4 0 0 0 0 21 0 0 0 100 7 0 0 0 12 2 8 0 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 112 0 0 2 0 2 0 1 0 99 1 0 0 3 211 102 34 1 0 0 0 1114 0 0 0 100 2 0 0 17 324 159 124 0 2 0 0 271 0 0 0 100 3 0 0 0 11 2 4 0 0 0 0 0 0 0 0 100 4 0 0 7 15 4 8 0 0 0 0 559 0 0 0 100 5 0 0 0 16 5 10 0 0 1 0 3 0 0 0 100 6 0 0 0 8 0 6 0 0 2 0 18 0 0 0 100 7 0 0 0 14 3 14 0 1 0 0 603 0 0 0 100 March 4, 2026 at 01:39:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 102 112 0 0 1 0 2 0 1 0 99 1 0 0 3 215 102 38 1 1 2 0 1114 0 0 0 100 2 0 0 17 322 157 124 0 1 1 0 278 0 0 0 100 3 0 0 0 21 7 18 0 0 1 0 8 0 0 0 100 4 0 0 7 16 5 8 0 0 1 0 560 0 0 0 100 5 0 0 0 10 1 6 0 0 1 0 8 0 0 0 100 6 0 0 0 8 1 2 0 0 2 0 3 0 0 0 100 7 0 0 0 16 4 12 0 1 0 0 598 0 0 0 100 March 4, 2026 at 01:39:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 103 114 0 0 0 0 5 0 1 0 99 1 0 0 3 211 102 36 0 0 0 0 1115 0 0 0 100 2 0 0 17 315 155 112 1 2 0 0 266 0 0 0 100 3 0 0 0 27 8 26 1 1 0 0 7 0 0 0 100 4 0 0 7 14 3 6 1 0 0 0 560 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 0 9 2 4 0 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 103 116 0 1 0 0 6 0 1 0 99 1 0 0 3 213 103 36 1 0 0 0 1115 0 0 0 100 2 0 0 17 313 155 108 0 0 0 0 266 0 0 0 100 3 0 0 0 21 8 16 0 0 0 0 9 0 0 0 100 4 0 0 7 15 3 8 0 1 0 0 558 0 0 0 100 5 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 0 10 2 4 1 0 0 0 594 0 0 0 100 March 4, 2026 at 01:39:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 101 112 0 0 0 0 2 0 1 0 99 1 0 0 3 211 102 34 1 0 0 0 1114 0 0 0 100 2 0 0 17 312 155 108 0 0 0 0 266 0 0 0 100 3 0 0 0 25 8 22 0 0 0 0 11 0 0 0 100 4 0 0 7 26 5 30 0 2 0 0 573 0 0 0 100 5 0 0 0 13 6 4 0 0 0 0 7 0 0 0 100 6 0 0 0 6 0 2 0 0 0 0 0 0 0 0 100 7 0 0 0 13 2 8 0 0 0 0 595 0 0 0 100 March 4, 2026 at 01:39:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 223 0 0 5923 105 8181 114 385 241 0 20803 20 13 0 67 1 106 0 2 4461 108 9123 163 425 255 0 22665 18 12 0 70 2 192 0 4 3547 124 6704 64 268 276 0 16611 14 10 0 77 3 68 0 14 3612 103 7381 64 329 193 0 16142 14 10 0 76 4 14 0 7 2509 13 5189 57 282 256 0 16495 18 9 0 73 5 50 0 0 1725 9 3634 27 167 259 0 9534 9 6 0 85 6 85 0 0 3606 3 8207 48 259 242 0 22198 13 10 0 77 7 58 0 0 2001 6 4183 30 157 159 0 11118 9 6 0 85 March 4, 2026 at 01:39:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 9 0 0 6728 107 9756 99 438 288 0 26184 24 16 0 60 1 5 0 2 5154 111 10624 83 479 255 0 23471 19 14 0 67 2 7 0 5 4121 118 8173 56 308 287 0 20832 17 12 0 71 3 3 0 0 4842 148 9857 65 403 256 1 19662 16 11 0 73 4 13 0 14 2800 12 5784 49 340 300 0 15406 15 9 0 76 5 4 0 7 2048 13 4298 31 210 264 1 11390 10 6 0 83 6 13 0 0 3253 11 6955 50 295 210 0 15886 13 9 0 78 7 1 0 0 1868 15 3891 26 169 222 0 10345 8 6 0 86 March 4, 2026 at 01:39:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 20 0 0 6624 110 9504 78 356 145 0 24851 22 15 0 63 1 6 0 7 4860 112 9512 74 386 121 0 21449 17 12 0 71 2 13 0 7 4005 114 7771 40 248 90 0 18913 16 10 0 74 3 5 0 7 4419 20 9207 72 303 92 0 19959 16 11 0 73 4 3 0 14 2878 15 5851 34 253 131 0 14489 13 8 0 80 5 7 0 0 2204 4 4809 22 138 120 0 14688 13 8 0 79 6 4 0 0 3322 6 7052 43 239 87 0 15513 13 9 0 78 7 9 0 0 2193 11 4527 31 135 54 0 13689 12 7 0 81 March 4, 2026 at 01:39:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1 0 0 2554 102 1145 9 38 21 0 4704 3 3 0 94 1 0 0 3 734 103 1064 8 44 2 0 1897 2 1 0 97 2 3 0 3 675 104 928 5 32 15 0 1749 2 1 0 97 3 1 0 7 463 5 945 3 39 5 0 3323 2 1 0 97 4 0 0 14 190 9 403 2 27 9 0 1767 1 1 0 98 5 0 0 0 294 51 479 2 14 1 0 991 1 1 0 99 6 0 0 0 490 8 949 1 25 15 0 1252 1 1 0 98 7 2 0 0 221 3 471 3 10 10 0 1977 2 1 0 97 March 4, 2026 at 01:39:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 128 1 2 0 0 1127 0 1 0 99 1 0 0 3 220 102 12 0 2 0 0 0 0 0 0 100 2 0 0 3 216 103 8 0 0 0 0 5 0 0 0 100 3 0 0 7 12 3 10 0 0 0 0 864 0 0 0 100 4 0 0 14 25 8 24 0 0 0 0 575 0 0 0 100 5 0 0 0 118 57 106 0 0 0 0 7 0 0 0 100 6 0 0 0 20 5 17 0 2 0 0 8 0 0 0 100 7 0 0 0 8 0 6 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:39:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2158 111 239 1 29 184 0 1126 0 2 0 98 1 0 0 3 244 102 84 0 24 177 0 12 0 1 0 99 2 0 0 3 326 102 262 0 31 146 0 2 0 1 0 99 3 0 0 7 151 98 95 3 29 270 0 857 0 2 0 98 4 0 0 14 51 8 91 1 30 137 0 535 0 1 0 99 5 0 0 0 121 42 172 0 29 189 0 1 0 1 0 99 6 0 0 0 55 7 107 0 31 205 0 11 0 1 0 99 7 0 0 0 42 0 91 0 28 242 0 3 0 1 0 99 March 4, 2026 at 01:39:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2251 129 458 2 87 425 0 1128 0 2 0 97 1 0 0 3 342 103 327 1 94 493 0 295 0 2 0 98 2 0 0 3 599 126 794 3 103 467 0 2 0 2 0 98 3 0 0 7 506 355 337 2 108 579 0 665 0 2 0 98 4 0 0 14 267 7 576 1 98 547 0 486 0 2 0 98 5 0 0 0 130 2 318 0 93 556 0 3 0 2 0 98 6 0 0 0 149 8 334 2 93 456 0 14 0 2 0 98 7 0 0 0 126 2 283 1 82 549 0 1 0 2 0 98 March 4, 2026 at 01:39:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2187 101 306 1 44 260 0 1127 0 2 0 98 1 0 0 3 317 116 195 0 39 333 0 294 0 1 0 99 2 0 0 3 295 109 190 0 39 369 0 2 0 1 0 99 3 0 0 0 256 176 175 0 44 284 0 601 0 1 0 99 4 0 0 21 268 6 538 0 46 318 0 524 0 1 0 99 5 0 0 0 99 1 205 0 47 379 0 0 0 1 0 99 6 0 0 0 116 6 229 0 40 340 0 9 0 1 0 99 7 0 0 0 142 30 236 0 43 330 0 0 0 1 0 99 March 4, 2026 at 01:39:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 134 1 0 0 0 1126 0 1 0 99 1 0 0 3 212 103 6 0 0 0 0 295 0 0 0 100 2 0 0 3 208 102 2 0 1 0 0 0 0 0 0 100 3 0 0 0 15 4 10 0 0 0 0 605 0 0 0 100 4 0 0 21 22 7 26 0 2 0 0 526 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 6 0 0 0 23 5 19 0 1 1 0 5 0 0 0 100 7 0 0 0 107 50 100 0 0 0 0 0 0 0 0 100 March 4, 2026 at 01:39:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 132 1 2 0 0 1126 0 1 0 99 1 0 0 3 218 102 10 0 2 0 0 294 0 0 0 100 2 0 0 3 213 102 7 0 1 0 0 2 0 0 0 100 3 0 0 0 14 2 8 2 0 0 0 604 0 0 0 100 4 0 0 21 26 8 26 0 1 0 0 539 0 0 0 100 5 0 0 0 20 7 18 0 2 1 0 7 0 0 0 100 6 0 0 0 27 6 19 0 1 0 0 5 0 0 0 100 7 0 0 0 110 50 108 0 1 0 0 0 0 0 0 100 March 4, 2026 at 01:39:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 4 0 0 2229 119 315 147 22 4 0 1924 89 2 0 9 1 19 0 10 387 118 184 131 17 6 0 692 90 1 0 9 2 1335 0 143 295 103 137 78 16 4 1 658 90 1 0 9 3 5 0 0 187 8 267 151 20 5 0 1186 90 1 0 9 4 5 0 21 188 18 194 138 12 1 0 714 90 0 0 9 5 0 0 0 127 3 92 88 10 2 0 296 91 0 0 9 6 21 0 0 144 4 114 98 15 4 0 649 91 1 0 9 7 33 0 0 142 8 138 88 17 8 1 344 90 0 0 9 March 4, 2026 at 01:39:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2183 107 181 107 13 5 0 1502 98 2 0 0 1 0 0 3 310 102 74 89 8 1 0 484 99 1 0 0 2 0 0 115 340 104 132 119 7 3 0 215 100 0 0 0 3 0 0 0 139 3 123 112 8 0 0 873 100 0 0 0 4 0 0 21 239 55 238 160 14 3 0 839 100 0 0 0 5 0 0 0 134 4 111 106 9 1 0 251 100 0 0 0 6 3 0 0 173 6 164 129 15 0 0 282 100 0 0 0 7 0 0 0 135 5 102 102 7 2 0 261 100 0 0 0 March 4, 2026 at 01:39:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2216 104 271 171 12 3 0 1442 98 2 0 0 1 0 0 5 363 106 198 148 9 11 0 746 99 1 0 0 2 0 0 100 330 103 150 125 10 3 0 288 100 0 0 0 3 1 0 0 125 2 111 107 12 2 0 943 100 0 0 0 4 0 0 21 139 8 112 107 8 2 0 736 100 0 0 0 5 0 0 0 139 3 137 115 15 6 0 440 100 0 0 0 6 0 0 0 215 36 158 124 13 4 0 229 100 0 0 0 7 0 0 0 117 12 80 89 11 11 0 174 100 0 0 0 March 4, 2026 at 01:39:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2179 103 142 111 6 0 0 1441 99 1 0 0 1 0 0 3 370 116 152 127 9 1 0 282 99 1 0 0 2 0 0 129 357 108 163 129 8 2 0 625 100 0 0 0 3 0 0 0 145 3 123 110 11 5 0 947 100 0 0 0 4 0 0 14 207 8 204 149 11 1 0 593 100 0 0 0 5 0 0 7 183 3 184 127 19 1 0 645 100 0 0 0 6 0 0 0 125 1 123 108 12 2 0 301 100 0 0 0 7 0 0 0 177 37 137 117 8 5 0 222 100 0 0 0 March 4, 2026 at 01:39:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2180 104 164 116 8 4 0 1337 98 2 0 0 1 0 0 3 389 139 149 121 6 3 0 303 99 1 0 0 2 0 0 115 298 103 68 84 5 2 0 439 100 0 0 0 3 0 0 0 166 17 150 121 8 5 0 837 100 0 0 0 4 0 0 14 171 7 189 142 9 8 0 729 100 0 0 0 5 0 0 7 197 12 204 145 10 7 0 530 100 0 0 0 6 0 0 0 145 3 131 111 5 2 0 279 100 0 0 0 7 0 0 0 103 0 78 82 9 1 0 257 100 0 0 0 March 4, 2026 at 01:39:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2200 113 199 134 8 3 0 1401 99 1 0 0 1 0 0 3 314 103 77 89 7 6 0 154 99 1 0 0 2 0 0 87 291 103 52 79 6 1 0 549 100 0 0 0 3 0 0 0 220 40 181 139 5 4 0 811 100 0 0 0 4 0 0 14 146 8 112 111 5 2 0 458 100 0 0 0 5 0 0 7 153 4 146 116 7 4 0 489 100 0 0 0 6 0 0 0 145 7 108 99 10 1 0 274 100 0 0 0 7 0 0 0 180 7 211 148 13 3 0 529 99 1 0 0 March 4, 2026 at 01:39:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2221 140 218 146 11 1 0 1440 98 2 0 0 1 0 0 3 338 107 83 93 10 6 0 183 100 0 0 0 2 0 0 129 352 110 191 138 9 5 0 598 100 0 0 0 3 0 0 0 161 4 186 131 13 7 0 1011 100 0 0 0 4 0 0 14 158 6 166 130 10 1 0 534 100 0 0 0 5 0 0 7 176 15 138 118 13 5 0 526 100 0 0 0 6 0 0 0 118 1 72 83 13 1 0 222 100 0 0 0 7 2 0 0 155 2 115 106 8 5 0 263 100 0 0 0 March 4, 2026 at 01:39:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 3 0 0 2171 102 114 92 8 1 0 1396 99 1 0 0 1 0 0 3 342 113 107 99 13 12 0 220 100 0 0 0 2 0 0 129 343 105 168 127 7 4 0 637 100 0 0 0 3 0 0 0 134 3 97 99 12 1 0 929 100 0 0 0 4 5 0 14 170 5 153 120 12 0 0 592 100 0 0 0 5 0 0 7 184 13 173 133 11 8 0 626 100 0 0 0 6 0 0 0 229 29 245 168 19 0 0 324 100 0 0 0 7 0 0 0 156 0 125 112 14 3 0 275 100 0 0 0 March 4, 2026 at 01:40:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2186 106 182 116 18 2 0 1511 98 2 0 0 1 0 0 3 402 139 191 145 15 1 0 309 100 0 0 0 2 0 0 129 333 117 103 101 11 0 0 475 100 0 0 0 3 0 0 0 137 6 126 109 11 3 0 931 100 0 0 0 4 0 0 21 184 4 164 134 10 3 0 583 100 0 0 0 5 0 0 7 163 4 129 113 13 0 0 501 100 0 0 0 6 0 0 0 147 1 97 99 6 4 0 177 100 0 0 0 7 0 0 0 167 1 180 131 14 5 0 462 100 0 0 0 March 4, 2026 at 01:40:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2165 102 115 93 8 10 0 1389 99 1 0 0 1 0 0 3 336 106 136 103 14 2 0 277 100 0 0 0 2 0 0 101 402 141 189 138 13 3 0 520 100 0 0 0 3 0 0 0 112 3 74 84 9 2 0 782 100 0 0 0 4 0 0 14 193 20 206 145 14 7 0 658 100 0 0 0 5 2 0 7 140 9 103 101 9 3 0 465 100 0 0 0 6 0 0 0 133 2 111 104 9 2 0 326 100 0 0 0 7 0 0 0 180 5 177 136 11 5 0 292 100 0 0 0 March 4, 2026 at 01:40:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2158 105 89 80 8 6 0 1473 98 2 0 0 1 0 0 3 357 104 166 127 9 10 0 251 100 0 0 0 2 0 0 115 335 105 151 123 9 11 0 536 100 0 0 0 3 0 0 0 138 2 109 102 12 2 0 821 100 0 0 0 4 0 0 14 206 41 154 122 11 4 0 470 100 0 0 0 5 0 0 7 137 9 141 115 8 4 0 523 100 0 0 0 6 0 0 0 177 12 204 145 7 12 0 276 100 0 0 0 7 0 0 0 147 2 125 118 6 1 0 343 100 0 0 0 March 4, 2026 at 01:40:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2167 101 150 104 11 0 0 1401 99 1 0 0 1 0 0 5 340 102 104 104 4 12 0 233 100 0 0 0 2 0 0 100 365 108 185 140 8 2 0 759 99 1 0 0 3 0 0 0 151 10 136 117 7 2 0 948 100 0 0 0 4 0 0 14 141 11 100 97 10 0 0 418 100 0 0 0 5 0 0 7 146 6 202 138 11 7 0 682 100 0 0 0 6 0 0 0 126 1 131 106 21 2 0 349 100 0 0 0 7 0 0 0 223 36 233 163 12 1 0 218 100 0 0 0 March 4, 2026 at 01:40:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 7 2170 102 123 97 6 1 0 1312 99 1 0 0 1 0 0 3 343 105 133 108 14 2 0 302 100 0 0 0 2 0 0 129 342 104 96 96 10 0 0 557 100 0 0 0 3 0 0 0 156 4 182 133 14 4 0 1022 100 0 0 0 4 0 0 14 243 40 221 160 10 6 0 496 100 0 0 0 5 0 0 7 120 4 94 89 12 4 0 462 100 0 0 0 6 0 0 0 150 15 125 109 10 3 0 333 100 0 0 0 7 0 0 0 138 1 90 91 7 1 0 231 100 0 0 0 March 4, 2026 at 01:40:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2173 102 152 102 14 2 0 1372 99 1 0 0 1 0 0 3 337 105 124 107 12 7 0 337 100 0 0 0 2 0 0 115 328 106 101 103 9 0 0 551 100 0 0 0 3 0 0 0 157 3 143 122 10 2 0 816 100 0 0 0 4 0 0 14 158 7 127 115 6 2 0 539 100 0 0 0 5 0 0 7 170 16 162 123 14 7 0 560 100 0 0 0 6 0 0 0 199 25 200 142 13 5 0 295 100 0 0 0 7 0 0 0 143 13 107 99 12 1 0 174 100 0 0 0 March 4, 2026 at 01:40:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2159 101 172 117 10 2 0 1250 99 1 0 0 1 0 0 3 329 107 97 97 10 5 0 236 100 0 0 0 2 0 0 129 302 102 83 91 8 0 0 518 100 0 0 0 3 0 0 0 165 5 155 126 12 1 0 958 100 0 0 0 4 0 0 14 164 17 158 123 12 5 0 543 100 0 0 0 5 0 0 7 138 12 135 108 16 2 0 630 100 0 0 0 6 0 0 0 193 36 191 134 19 5 0 348 100 0 0 0 7 0 0 0 129 2 102 96 17 1 0 162 100 0 0 0 March 4, 2026 at 01:40:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2162 103 153 110 10 3 0 1412 98 2 0 0 1 0 0 3 406 133 179 131 11 4 0 313 100 0 0 0 2 0 0 115 297 103 68 87 6 8 0 434 100 0 0 0 3 0 0 0 125 4 72 91 4 0 0 706 100 0 0 0 4 0 0 14 179 26 150 122 12 3 0 515 100 0 0 0 5 0 0 7 169 8 197 141 12 7 0 696 100 0 0 0 6 0 0 0 140 2 193 126 18 7 0 564 99 1 0 0 7 0 0 0 138 3 122 110 16 0 0 237 100 0 0 0 March 4, 2026 at 01:40:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2162 101 113 95 6 3 0 1373 98 2 0 0 1 0 0 3 366 105 145 122 8 2 0 274 100 0 0 0 2 3 0 115 348 105 160 117 16 10 0 683 99 1 0 0 3 0 0 0 130 3 97 100 10 2 0 316 100 0 0 0 4 0 0 14 205 15 233 168 14 5 0 1249 100 0 0 0 5 0 0 14 226 38 223 160 7 3 0 491 100 0 0 0 6 0 0 0 146 3 106 99 9 5 0 290 100 0 0 0 7 0 0 0 169 17 162 131 11 2 0 336 100 0 0 0 March 4, 2026 at 01:40:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2154 111 116 90 15 2 0 1257 99 1 0 0 1 0 0 3 346 113 115 107 8 3 0 195 100 0 0 0 2 0 0 87 315 104 75 87 11 1 0 426 100 0 0 0 3 0 0 0 132 7 103 103 6 2 0 175 100 0 0 0 4 0 0 14 139 17 91 92 4 1 0 1015 100 0 0 0 5 0 0 7 141 4 110 99 7 2 0 523 100 0 0 0 6 0 0 0 104 1 104 95 10 1 0 196 100 0 0 0 7 0 0 0 179 20 171 128 13 1 0 228 100 0 0 0 March 4, 2026 at 01:40:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2130 116 98 45 6 3 0 1259 67 1 0 32 1 0 0 3 263 104 33 40 3 1 0 83 65 0 0 35 2 0 0 17 275 103 39 54 0 2 0 415 72 0 0 28 3 0 0 0 86 3 78 69 5 0 0 207 66 0 0 34 4 0 0 14 139 35 146 63 15 3 0 1079 53 0 0 47 5 0 0 0 126 4 109 57 13 0 0 151 63 0 0 37 6 0 0 0 58 0 30 43 5 0 0 99 65 0 0 35 7 0 0 7 92 9 79 41 7 0 0 391 55 0 0 45 March 4, 2026 at 01:40:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2163 151 186 1 3 1 0 1141 0 1 0 99 1 4 0 3 222 101 14 0 5 0 0 25 0 0 0 100 2 0 0 17 210 102 4 0 0 0 0 295 0 0 0 100 3 0 0 0 12 1 8 0 0 0 0 8 0 0 0 100 4 2 0 14 51 13 50 1 3 0 0 895 0 0 0 100 5 0 0 0 74 11 60 0 1 0 0 35 0 0 0 100 6 1 0 0 17 0 16 0 4 0 0 11 0 0 0 100 7 1 0 7 21 3 19 0 2 3 0 271 0 0 0 100 March 4, 2026 at 01:40:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2145 133 204 1 3 0 0 1133 0 1 0 99 1 0 0 3 253 121 44 0 1 0 0 0 0 0 0 100 2 0 0 3 212 102 8 0 0 0 0 297 0 0 0 100 3 0 0 0 11 2 4 0 0 0 0 2 0 0 0 100 4 0 0 14 43 14 34 1 0 0 0 875 0 0 0 99 5 0 0 0 11 2 8 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 14 3 12 0 1 0 0 259 0 0 0 100 March 4, 2026 at 01:40:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2109 101 116 1 2 0 0 1135 0 1 0 99 1 0 0 3 332 151 126 0 2 0 0 7 0 0 0 100 2 0 0 3 210 103 6 0 1 0 0 295 0 0 0 100 3 0 0 0 9 2 4 0 0 0 0 3 0 0 0 100 4 0 0 14 27 9 20 1 0 0 0 878 0 0 0 100 5 0 0 0 16 2 10 0 1 0 0 0 0 0 0 100 6 0 0 0 19 5 18 0 1 0 0 9 0 0 0 100 7 0 0 7 9 2 6 0 0 0 0 262 0 0 0 100 March 4, 2026 at 01:40:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 1843 0 27 2220 101 306 7 31 195 25 8130 2 5 0 93 1 834 0 39 385 139 215 1 24 851 15 291 1 1 0 97 2 65 0 3 273 102 91 6 22 1750 7 484 0 1 0 99 3 77 0 7 132 19 187 2 37 69 9 282 0 0 0 99 4 1833 0 32 87 7 117 2 17 1289 13 1411 1 2 0 98 5 1012 0 118 93 9 186 3 45 68 22 462 0 1 0 99 6 163 0 21 101 5 196 4 31 38 19 268 0 0 0 100 7 21 0 11 68 2 93 2 29 1343 10 407 0 1 0 99 March 4, 2026 at 01:40:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 9 0 0 2135 102 145 1 2 5 2 822 0 1 0 99 1 6 0 60 229 102 15 0 4 9 1 8 0 1 0 99 2 7 0 15 231 103 29 3 5 2 0 339 0 1 0 99 3 2 0 0 165 71 155 0 2 5 1 30 0 0 0 100 4 10 0 14 40 9 32 1 2 13 1 882 0 0 0 99 5 32 0 7 33 3 40 0 4 11 6 42 0 1 0 99 6 7 0 0 29 2 17 0 2 5 1 9 0 0 0 100 7 17 0 7 32 2 34 0 4 3 7 286 0 0 0 100 March 4, 2026 at 01:40:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2183 101 142 1 0 1 0 757 0 1 0 99 1 0 0 52 278 101 6 0 1 2 0 0 0 1 0 99 2 0 0 3 285 103 6 0 2 0 0 294 0 0 0 100 3 0 0 7 218 70 142 0 1 0 0 20 0 0 0 100 4 0 0 14 94 6 12 1 0 0 0 866 0 0 0 100 5 0 0 455 30 9 14 0 1 2 0 7 0 1 0 99 6 0 0 0 85 1 12 0 2 0 0 29 0 0 0 100 7 0 0 7 94 2 16 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2110 101 132 1 0 0 0 746 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 215 102 10 0 1 0 0 294 0 0 0 100 3 0 0 1 149 70 146 0 1 1 0 21 0 0 0 100 4 0 0 14 21 5 16 1 2 0 0 866 0 0 0 100 5 0 0 0 11 2 6 0 1 0 0 1 0 0 0 100 6 0 0 0 7 1 0 0 0 0 0 0 0 0 0 100 7 0 0 7 19 3 16 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 101 133 1 1 1 0 745 0 1 0 99 1 0 0 7 210 102 4 0 1 0 0 0 0 0 0 100 2 0 0 7 212 102 4 0 0 1 0 294 0 0 0 100 3 0 0 0 157 71 152 0 1 1 0 20 0 0 0 100 4 1 0 14 23 7 16 0 0 1 0 889 0 0 0 99 5 0 0 0 10 2 2 0 0 1 0 0 0 0 0 100 6 0 0 0 9 1 0 0 0 1 0 0 0 0 0 100 7 0 0 7 22 4 14 0 0 1 0 259 0 0 0 100 March 4, 2026 at 01:40:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 102 124 1 2 0 0 750 0 1 0 99 1 0 0 3 225 102 16 0 1 0 0 0 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 149 71 144 0 0 0 0 23 0 0 0 100 4 0 0 14 20 6 16 1 0 0 0 866 0 0 0 100 5 0 0 0 13 4 6 0 0 0 0 4 0 0 0 100 6 0 0 0 7 0 4 0 0 0 0 2 0 0 0 100 7 0 0 7 16 2 12 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 138 0 2 0 0 745 0 1 0 99 1 0 0 3 212 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 147 70 142 0 1 1 0 20 0 0 0 100 4 0 0 14 26 6 28 2 2 0 0 867 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 14 2 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2116 103 152 1 0 0 0 754 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 4 211 102 6 0 0 0 0 295 0 0 0 100 3 0 0 0 147 71 142 0 0 0 0 22 0 0 0 100 4 0 0 14 21 6 18 0 1 0 0 865 0 0 0 100 5 1 0 0 22 7 18 0 1 1 0 10 0 0 0 100 6 0 0 0 9 0 6 0 0 0 0 7 0 0 0 100 7 0 0 7 12 2 10 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 140 1 0 0 0 745 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 212 102 8 0 0 0 0 294 0 0 0 100 3 0 0 0 145 70 140 0 0 0 0 20 0 0 0 100 4 0 0 14 19 6 14 0 0 0 0 866 0 0 0 100 5 0 0 0 7 1 4 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 101 140 0 0 0 0 744 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 147 71 142 0 0 0 0 22 0 0 0 100 4 0 0 14 20 6 14 1 0 0 0 866 0 0 0 100 5 0 0 0 11 2 6 0 0 0 0 1 0 0 0 100 6 0 0 0 10 0 12 0 2 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 101 142 2 1 0 0 745 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 145 70 140 0 0 0 0 20 0 0 0 100 4 0 0 14 20 6 16 1 0 0 0 866 0 0 0 100 5 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 6 0 0 0 12 0 10 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 142 0 0 0 0 746 0 1 0 99 1 0 0 3 209 102 2 0 0 0 0 0 0 0 0 100 2 0 0 3 212 103 6 0 0 0 0 295 0 0 0 100 3 0 0 0 147 71 142 0 0 0 0 22 0 0 0 100 4 0 0 14 22 7 18 1 0 0 0 867 0 0 0 100 5 0 0 0 11 2 6 0 0 0 0 1 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 101 111 1 0 0 0 43 0 1 0 99 1 0 0 3 210 102 34 0 2 0 0 702 0 0 0 100 2 0 0 3 212 102 4 1 0 0 0 294 0 0 0 100 3 0 0 0 145 70 140 0 0 0 0 20 0 0 0 100 4 0 0 14 20 6 14 0 1 0 0 869 0 0 0 100 5 4 0 0 21 8 14 1 1 0 0 11 0 0 0 100 6 0 0 0 11 0 10 0 2 1 0 7 0 0 0 100 7 0 0 7 17 2 24 0 4 0 0 261 0 0 0 100 March 4, 2026 at 01:40:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 118 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 212 102 8 0 0 0 0 294 0 0 0 100 3 0 0 0 147 71 142 0 0 0 0 22 0 0 0 100 4 0 0 14 20 5 12 1 0 1 0 867 0 0 0 100 5 0 0 0 15 6 8 0 0 0 0 2 0 0 0 100 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 13 3 12 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:40:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 1 1 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 1 0 745 0 0 0 100 2 0 0 3 210 102 4 0 0 3 0 294 0 0 0 100 3 0 0 0 149 71 142 0 1 0 0 20 0 0 0 100 4 0 0 14 20 6 14 0 0 2 0 865 0 0 0 100 5 0 0 0 11 3 4 0 0 1 0 0 0 0 0 100 6 0 0 0 7 1 0 0 0 1 0 0 0 0 0 100 7 0 0 7 12 4 6 0 0 1 0 259 0 0 0 100 March 4, 2026 at 01:40:29 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 101 0 2 0 0 0 0 1 0 99 1 0 0 3 225 103 44 1 3 0 0 744 0 0 0 100 2 0 0 3 215 102 14 0 1 0 0 294 0 0 0 100 3 0 0 0 147 71 144 0 1 0 0 22 0 0 0 100 4 0 0 14 18 5 12 1 0 0 0 866 0 0 0 100 5 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:30 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 213 102 6 1 0 0 0 293 0 0 0 100 3 0 0 0 150 70 150 0 1 0 0 20 0 0 0 100 4 0 0 14 17 5 12 0 0 0 0 867 0 0 0 100 5 0 0 0 9 2 6 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:31 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 148 71 144 0 1 0 0 27 0 0 0 100 4 0 0 14 18 5 12 1 0 0 0 866 0 0 0 100 5 0 0 0 20 9 14 0 1 0 0 7 0 0 0 100 6 0 0 0 10 0 10 0 1 0 0 12 0 0 0 100 7 0 0 7 13 2 10 0 0 0 0 259 0 0 0 100 March 4, 2026 at 01:40:32 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 110 0 1 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 1 0 745 0 0 0 100 2 0 0 3 212 102 8 0 0 0 0 294 0 0 0 100 3 0 0 0 153 70 150 0 0 0 0 20 0 0 0 100 4 0 0 14 18 5 12 1 0 1 0 865 0 0 0 100 5 0 0 0 11 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:33 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 103 0 3 1 0 0 0 1 0 99 1 0 0 3 215 104 36 1 0 0 0 745 0 0 0 100 2 0 0 3 215 104 10 0 1 2 0 294 0 0 0 100 3 0 0 0 123 53 115 0 3 0 0 3 0 0 0 100 4 0 0 14 60 24 60 0 2 2 0 885 0 0 0 100 5 0 0 0 15 3 10 0 1 0 0 0 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 7 0 0 7 10 3 6 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:34 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2102 100 112 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 211 102 4 1 0 1 0 294 0 0 0 100 3 0 0 0 107 50 102 0 1 0 0 0 0 0 0 100 4 0 0 14 57 25 52 0 0 1 0 887 0 0 0 99 5 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:35 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 744 0 0 0 100 2 0 0 3 212 103 6 0 0 0 0 295 0 0 0 100 3 0 0 0 107 51 104 0 1 0 0 2 0 0 0 100 4 0 0 14 63 26 56 2 0 0 0 886 0 0 0 99 5 0 0 0 16 3 14 0 1 1 0 1 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:36 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 745 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 107 50 104 0 0 0 0 7 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 886 0 0 0 100 5 0 0 0 21 8 10 0 0 0 0 5 0 0 0 100 6 0 0 0 24 4 30 0 1 0 0 37 0 0 0 100 7 0 0 7 11 2 10 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:40:37 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 106 0 2 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 215 102 10 0 1 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 57 25 52 0 0 0 0 886 0 0 0 100 5 0 0 0 12 3 8 0 0 0 0 1 0 0 0 100 6 0 0 0 8 0 4 1 0 0 0 18 0 0 0 100 7 0 0 7 15 4 14 0 0 0 0 267 0 0 0 100 March 4, 2026 at 01:40:38 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 106 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 746 0 0 0 100 2 0 0 3 216 102 10 0 1 1 0 294 0 0 0 100 3 0 0 0 108 51 100 0 0 1 0 0 0 0 0 100 4 0 0 14 60 26 54 0 0 1 0 887 0 0 0 99 5 0 0 0 11 3 4 0 0 1 0 0 0 0 0 100 6 0 0 0 9 1 2 0 1 1 0 0 0 0 0 100 7 0 0 7 17 4 16 0 1 1 0 259 0 0 0 100 March 4, 2026 at 01:40:39 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 106 0 2 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 744 0 0 0 100 2 0 0 3 216 102 8 0 0 0 0 294 0 0 0 100 3 0 0 0 108 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 59 25 52 2 0 0 0 885 0 0 0 100 5 0 0 0 9 2 6 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 14 2 14 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:40 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 100 0 2 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 66 25 61 0 2 0 0 887 0 0 0 100 5 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 7 9 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:41 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2113 100 120 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 109 51 106 0 0 0 0 7 0 0 0 100 4 0 0 14 57 25 52 0 1 0 0 885 0 0 0 100 5 0 0 0 19 7 10 0 1 0 0 5 0 0 0 100 6 0 0 0 13 2 14 0 1 0 0 12 0 0 0 100 7 0 0 7 13 2 10 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:40:42 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 92 0 1 0 0 0 0 1 0 99 1 0 0 3 229 103 52 0 2 0 0 746 0 0 0 100 2 0 0 3 215 102 16 0 1 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 886 0 0 0 100 5 0 0 0 11 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:43 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 78 0 1 0 0 0 0 1 0 99 1 0 0 3 246 103 66 1 0 0 0 744 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 886 0 0 0 100 5 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:44 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 94 0 3 0 0 0 0 1 0 99 1 0 0 3 215 104 198 1 0 0 0 1077 0 0 0 99 2 0 0 3 232 102 30 0 3 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 887 0 0 0 100 5 0 0 0 11 2 6 0 0 0 0 0 0 0 0 100 6 0 0 0 9 2 2 0 0 0 0 1 0 0 0 100 7 0 0 7 8 2 6 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:40:45 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 104 0 3 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 745 0 0 0 100 2 0 0 3 223 103 20 0 3 0 0 295 0 0 0 100 3 0 0 0 109 52 104 0 0 0 0 2 0 0 0 100 4 0 0 14 60 26 58 0 1 0 0 889 0 0 0 100 5 0 0 0 11 3 6 0 0 0 0 1 0 0 0 100 6 0 0 0 12 2 8 0 0 0 0 5 0 0 0 100 7 0 0 7 12 4 10 0 1 0 0 262 0 0 0 100 March 4, 2026 at 01:40:46 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 86 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 746 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 107 50 104 0 0 0 0 5 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 885 0 0 0 100 5 0 0 0 40 7 34 0 2 0 0 5 0 0 0 100 6 0 0 0 15 2 14 0 0 0 0 14 0 0 0 100 7 0 0 7 11 2 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:47 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 54 0 2 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 744 0 0 0 100 2 0 0 3 212 102 8 0 0 0 0 294 0 0 0 100 3 0 0 0 112 51 112 0 1 0 0 2 0 0 0 100 4 0 0 14 58 25 52 1 0 1 0 886 0 0 0 100 5 0 0 0 70 3 62 0 0 0 0 1 0 0 0 100 6 0 0 0 12 3 6 0 0 0 0 2 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:48 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 0 1 0 0 0 1 0 99 1 0 0 3 213 103 34 1 0 2 0 745 0 0 0 100 2 0 0 3 209 102 2 1 0 2 0 294 0 0 0 100 3 0 0 0 109 51 104 0 2 1 0 0 0 0 0 100 4 0 0 14 60 26 54 0 0 2 0 886 0 0 0 100 5 0 0 0 13 3 6 0 0 1 0 0 0 0 0 100 6 0 0 0 13 2 12 0 1 1 0 1 0 0 0 100 7 0 0 7 13 4 6 0 0 1 0 259 0 0 0 100 March 4, 2026 at 01:40:49 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 744 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 887 0 0 0 100 5 0 0 0 9 2 6 0 1 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 9 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:50 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 746 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 57 25 52 0 0 0 0 886 0 0 0 100 5 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 7 0 2 0 0 0 0 0 0 0 0 100 7 0 0 7 13 2 16 0 2 0 0 258 0 0 0 100 March 4, 2026 at 01:40:51 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 124 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 2 0 294 0 0 0 100 3 0 0 0 109 51 106 0 0 0 0 10 0 0 0 100 4 0 0 14 58 25 52 1 0 1 0 885 0 0 0 100 5 0 0 0 22 9 18 0 1 0 0 16 0 0 0 100 6 0 0 0 16 2 13 0 0 0 0 7 0 0 0 100 7 0 0 7 14 2 12 0 0 1 0 258 0 0 0 100 March 4, 2026 at 01:40:52 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 210 102 6 0 0 2 0 294 0 0 0 100 3 0 0 0 106 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 58 25 52 1 0 0 0 887 0 0 0 100 5 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:53 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 104 0 2 0 0 0 0 1 0 99 1 0 0 3 220 103 40 1 2 0 0 746 0 0 0 100 2 0 0 3 213 102 12 1 1 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 57 25 52 0 0 0 0 886 0 0 0 100 5 0 0 0 10 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:54 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 0 0 0 0 745 0 0 0 100 2 0 0 3 210 102 4 0 1 2 0 294 0 0 0 100 3 0 0 0 107 50 108 0 2 0 0 0 0 0 0 100 4 0 0 14 57 25 52 0 0 1 0 886 0 0 0 99 5 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 9 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:55 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 744 0 0 0 100 2 0 0 3 210 103 4 0 0 0 0 295 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 60 26 54 1 0 0 0 887 0 0 0 100 5 0 0 0 12 3 6 0 0 0 0 1 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 7 8 2 6 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:40:56 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 112 0 0 1 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 109 50 106 0 1 0 0 8 0 0 0 100 4 0 0 14 48 17 44 2 1 0 0 876 0 0 0 100 5 0 0 0 47 19 44 1 3 0 0 48 0 0 0 100 6 0 0 0 11 1 8 0 0 0 0 26 0 0 0 100 7 0 0 7 12 2 10 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:57 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 210 102 6 0 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 19 5 14 0 0 1 0 866 0 0 0 100 5 0 0 0 55 23 58 0 2 0 0 21 0 0 0 100 6 0 0 0 7 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:40:58 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 0 1 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 1 0 746 0 0 0 100 2 0 0 3 209 102 2 1 0 1 0 294 0 0 0 100 3 0 0 0 108 51 102 0 0 0 0 0 0 0 0 100 4 0 0 14 20 6 14 0 0 1 0 867 0 0 0 100 5 0 0 0 51 23 44 0 0 1 0 20 0 0 0 100 6 0 0 0 7 1 0 0 0 1 0 0 0 0 0 100 7 0 0 7 12 4 6 0 0 1 0 259 0 0 0 100 March 4, 2026 at 01:40:59 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 109 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 744 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 109 52 104 0 0 1 0 2 0 0 0 100 4 0 0 14 18 5 12 1 0 0 0 866 0 0 0 100 5 0 0 0 56 22 54 0 0 0 0 20 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 0 0 0 0 100 7 0 0 7 9 2 6 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:00 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 112 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 18 5 12 1 0 0 0 866 0 0 0 100 5 0 0 0 54 23 48 0 0 0 0 21 0 0 0 100 6 0 0 0 10 0 10 0 1 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:01 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2103 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 745 0 0 0 100 2 0 0 3 208 102 4 0 1 0 0 294 0 0 0 100 3 0 0 0 109 51 106 0 0 0 0 9 0 0 0 100 4 0 0 14 23 5 22 1 1 0 0 878 0 0 0 100 5 0 0 0 59 29 46 0 0 0 0 21 0 0 0 100 6 0 0 0 8 0 6 0 0 0 0 5 0 0 0 100 7 0 0 7 11 2 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:02 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 745 0 0 0 100 2 0 0 3 210 102 6 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 102 0 0 0 0 0 0 0 0 100 4 0 0 14 17 5 12 0 0 0 0 866 0 0 0 100 5 0 0 0 49 22 44 0 0 0 0 20 0 0 0 100 6 0 0 0 9 0 2 0 0 0 0 0 0 0 0 100 7 0 0 7 16 3 18 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:41:03 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 118 0 1 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 18 5 14 1 1 0 0 865 0 0 0 100 5 0 0 0 51 22 46 0 1 0 0 20 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 11 2 6 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:04 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 1 0 744 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 19 6 14 0 0 0 0 867 0 0 0 100 5 0 0 0 49 22 44 0 0 0 0 20 0 0 0 100 6 0 0 0 5 0 2 0 1 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:05 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 104 0 2 0 0 0 0 1 0 99 1 0 0 3 221 103 40 2 2 1 0 745 0 0 0 100 2 0 0 3 215 103 14 0 1 0 0 295 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 20 6 14 1 0 0 0 867 0 0 0 100 5 0 0 0 52 23 48 0 1 0 0 21 0 0 0 100 6 0 0 0 7 1 2 0 0 0 0 1 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:06 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 745 0 0 0 100 2 0 0 3 210 102 4 0 0 0 0 294 0 0 0 100 3 0 0 0 113 50 114 0 1 0 0 7 0 0 0 100 4 0 0 14 25 7 24 0 0 0 0 880 0 0 0 100 5 0 0 0 56 28 44 0 0 0 0 20 0 0 0 100 6 0 0 0 8 0 8 0 1 0 0 5 0 0 0 100 7 0 0 7 11 2 8 0 0 0 0 257 0 0 0 100 March 4, 2026 at 01:41:07 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 210 102 6 0 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 19 5 14 2 0 0 0 865 0 0 0 100 5 0 0 0 51 23 46 0 0 0 0 21 0 0 0 100 6 0 0 0 9 0 4 0 0 0 0 18 0 0 0 100 7 0 0 7 15 4 14 0 0 0 0 267 0 0 0 100 March 4, 2026 at 01:41:08 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 112 0 1 1 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 2 0 745 0 0 0 100 2 0 0 3 208 102 2 0 0 1 0 294 0 0 0 100 3 0 0 0 114 51 112 0 1 0 0 0 0 0 0 100 4 0 0 14 22 7 16 0 0 1 0 868 0 0 0 100 5 0 0 0 51 23 44 0 0 1 0 20 0 0 0 100 6 0 0 0 8 1 0 0 0 1 0 0 0 0 0 100 7 0 0 7 12 4 6 0 0 1 0 259 0 0 0 100 March 4, 2026 at 01:41:09 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 745 0 0 0 100 2 0 0 3 209 102 2 1 0 0 0 294 0 0 0 100 3 0 0 0 109 51 104 0 0 0 0 2 0 0 0 100 4 0 0 14 23 5 24 1 2 0 0 865 0 0 0 100 5 0 0 0 53 22 46 0 0 0 0 20 0 0 0 100 6 0 0 0 5 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:10 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 17 5 12 0 0 1 0 866 0 0 0 100 5 0 0 0 49 22 44 0 0 0 0 20 0 0 0 100 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 100 7 0 0 7 8 2 6 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:41:11 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2105 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 744 0 0 0 100 2 0 0 3 208 102 2 0 0 0 0 294 0 0 0 100 3 0 0 0 109 51 106 0 0 0 0 9 0 0 0 100 4 0 0 14 28 7 28 1 0 2 0 879 0 0 0 100 5 0 0 0 59 27 54 0 1 0 0 20 0 0 0 100 6 0 0 0 8 0 6 0 0 0 0 5 0 0 0 100 7 0 0 7 11 2 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:12 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 110 0 1 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 1 0 745 0 0 0 100 2 0 0 3 210 102 6 0 0 2 0 294 0 0 0 100 3 0 0 0 106 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 19 6 14 0 0 2 0 868 0 0 0 100 5 0 0 0 44 16 42 0 1 0 0 13 0 0 0 100 6 0 0 0 20 6 14 0 1 0 0 7 0 0 0 100 7 0 0 7 11 3 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:13 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 744 0 0 0 100 2 0 0 3 209 102 2 1 0 1 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 18 5 14 1 0 1 0 865 0 0 0 100 5 0 0 0 9 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 45 20 40 0 0 0 0 20 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 257 0 0 0 100 March 4, 2026 at 01:41:14 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2104 100 109 0 0 0 0 0 0 1 0 99 1 0 0 3 213 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 209 102 4 0 1 1 0 294 0 0 0 100 3 0 0 0 105 50 100 0 0 0 0 0 0 0 0 100 4 0 0 14 17 5 14 0 1 0 0 867 0 0 0 100 5 0 0 0 11 2 4 0 0 0 0 0 0 0 0 100 6 0 0 0 50 20 50 0 1 0 0 20 0 0 0 100 7 0 0 7 9 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:15 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2102 100 110 0 1 0 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 744 0 0 0 100 2 0 0 3 212 104 6 0 0 0 0 295 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 23 7 18 2 0 1 0 867 0 0 0 99 5 0 0 0 9 2 4 0 0 0 0 1 0 0 0 100 6 0 0 0 54 21 52 0 0 0 0 21 0 0 0 100 7 0 0 7 8 2 4 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:16 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 110 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 745 0 0 0 100 2 0 0 3 210 103 4 0 0 0 0 294 0 0 0 100 3 0 0 0 107 50 104 0 0 0 0 7 0 0 0 100 4 0 0 14 25 7 24 0 0 0 0 880 0 0 0 100 5 0 0 0 12 6 2 0 0 0 0 0 0 0 0 100 6 0 0 0 50 21 48 0 0 0 0 46 0 0 0 100 7 0 0 7 11 2 10 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:41:17 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2107 100 108 0 0 0 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 213 103 8 1 0 0 0 294 0 0 0 100 3 0 0 0 107 51 102 0 0 0 0 2 0 0 0 100 4 0 0 14 18 5 12 1 0 0 0 866 0 0 0 100 5 0 0 0 11 2 8 0 2 0 0 1 0 0 0 100 6 0 0 0 49 20 42 0 0 0 0 20 0 0 0 100 7 0 0 7 16 3 18 0 1 0 0 258 0 0 0 100 March 4, 2026 at 01:41:18 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2108 100 122 0 1 1 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 744 0 0 0 100 2 0 0 3 211 103 4 0 0 1 0 294 0 0 0 100 3 0 0 0 107 51 102 0 1 0 0 0 0 0 0 100 4 0 0 14 21 6 14 1 0 1 0 889 0 0 0 99 5 0 0 0 9 2 2 0 0 1 0 0 0 0 0 100 6 0 0 0 48 21 40 0 0 1 0 20 0 0 0 100 7 0 0 7 14 4 8 0 0 1 0 258 0 0 0 100 March 4, 2026 at 01:41:19 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2111 100 122 0 0 0 0 0 0 1 0 99 1 1291 0 6 220 103 50 2 1 1 1 885 0 1 0 99 2 1 0 3 212 103 10 0 1 0 0 321 0 0 0 100 3 0 0 0 111 51 110 0 0 0 0 14 0 0 0 100 4 29 0 14 30 5 38 1 0 0 0 1006 1 0 0 99 5 1 0 0 82 72 16 0 2 1 0 83 0 0 0 100 6 4 0 0 46 16 48 0 1 0 1 50 0 0 0 100 7 0 0 7 19 2 18 0 1 0 0 259 0 0 0 100 March 4, 2026 at 01:41:20 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2991 100 1882 0 4 14 0 0 0 1 0 99 1 0 0 3 219 103 36 1 2 0 0 746 0 0 0 100 2 0 0 3 214 103 14 0 1 0 0 294 0 0 0 100 3 0 0 0 99 46 94 0 0 0 0 2 0 0 0 100 4 0 0 14 41 11 36 0 2 0 0 877 0 0 0 100 5 0 0 0 1296 1286 6 0 0 113 0 0 0 1 0 99 6 2563 0 0 207 1 385 4 1 113 0 1638 2 2 0 96 7 0 0 7 877 2 1738 0 0 89 0 258 0 2 0 98 March 4, 2026 at 01:41:21 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2227 100 351 0 3 2 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 0 0 746 0 0 0 100 2 0 0 3 241 116 34 0 1 0 0 294 0 0 0 100 3 0 0 2 14 1 16 0 1 0 0 10 0 0 0 100 4 0 0 14 90 36 84 0 3 0 0 879 0 0 0 99 5 0 0 0 210 191 20 0 1 14 0 0 0 0 0 100 6 0 0 0 38 6 45 0 0 4 0 133 0 0 0 100 7 0 0 7 129 2 240 0 0 5 0 258 0 0 0 100 March 4, 2026 at 01:41:22 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2144 100 179 0 13 43 0 0 0 1 0 99 1 0 0 3 247 103 108 1 12 53 0 747 0 1 0 99 2 0 0 3 354 153 192 0 9 40 0 294 0 0 0 100 3 0 0 0 110 65 86 0 19 52 0 2 0 0 0 100 4 0 0 14 123 5 218 2 16 27 0 897 0 0 0 99 5 0 0 0 72 15 101 0 16 37 0 0 0 0 0 100 6 0 0 0 61 1 107 0 14 51 0 10 0 0 0 100 7 0 0 7 40 3 68 0 8 34 0 258 0 0 0 100 March 4, 2026 at 01:41:23 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2149 100 197 0 1 2 0 0 0 1 0 99 1 0 0 3 211 103 36 0 1 0 0 746 0 0 0 100 2 0 0 3 310 153 104 0 0 0 0 294 0 0 0 100 3 0 0 0 11 1 8 0 1 0 0 4 0 0 0 100 4 0 0 14 30 7 28 1 1 1 0 877 0 0 0 100 5 0 0 0 123 115 4 0 0 6 0 0 0 0 0 100 6 0 0 0 21 0 26 0 0 4 0 75 0 0 0 100 7 0 0 7 52 2 90 0 0 2 0 258 0 0 0 100 March 4, 2026 at 01:41:24 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2180 100 259 0 1 1 0 0 0 1 0 99 1 0 0 3 210 102 34 1 0 1 0 745 0 0 0 100 2 0 0 3 310 153 104 0 0 0 0 294 0 0 0 100 3 0 0 0 7 0 4 0 0 0 0 2 0 0 0 100 4 0 0 14 42 5 54 1 0 7 0 982 0 0 0 100 5 0 0 0 181 169 12 0 2 7 0 0 0 0 0 100 6 0 0 0 13 2 6 0 0 0 0 11 0 0 0 100 7 0 0 7 82 2 152 0 1 7 0 258 0 0 0 100 March 4, 2026 at 01:41:25 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2153 100 210 0 0 1 0 0 0 1 0 99 1 0 0 3 211 103 34 0 0 0 0 746 0 0 0 100 2 0 0 3 312 154 106 0 0 0 0 295 0 0 0 100 3 0 0 0 9 1 6 0 0 0 0 4 0 0 0 100 4 0 0 14 29 9 22 0 0 0 0 879 0 0 0 100 5 0 0 0 148 139 6 0 0 1 0 1 0 0 0 100 6 0 0 0 24 2 30 0 1 1 0 72 0 0 0 100 7 0 0 7 60 3 104 0 0 3 0 259 0 0 0 100 March 4, 2026 at 01:41:26 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2106 100 112 0 0 0 0 0 0 1 0 99 1 0 0 3 213 103 34 2 0 2 0 747 0 0 0 100 2 0 0 3 310 153 104 0 0 0 0 294 0 0 0 100 3 0 0 0 10 0 12 0 1 0 0 8 0 0 0 100 4 0 0 14 33 7 34 1 0 0 0 901 0 0 0 100 5 0 0 0 34 21 6 0 0 0 0 0 0 0 0 100 6 0 0 0 23 3 24 0 1 0 0 22 0 0 0 100 7 0 0 7 11 2 8 0 0 0 0 258 0 0 0 100 March 4, 2026 at 01:41:27 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2160 100 216 0 1 2 0 0 0 1 0 99 1 0 0 2 213 103 36 0 0 2 0 745 0 0 0 100 2 0 0 4 310 153 104 0 0 0 0 294 0 0 0 100 3 0 0 0 9 1 6 0 0 0 0 4 0 0 0 100 4 0 0 14 42 5 50 2 1 1 0 959 0 0 0 100 5 0 0 0 153 142 8 0 1 9 0 1 0 0 0 100 6 0 0 0 19 4 14 0 2 0 0 11 0 0 0 100 7 0 0 7 65 2 118 0 1 1 0 258 0 0 0 100 March 4, 2026 at 01:41:28 AM UTC CPU minf mjf xcal intr ithr csw icsw migr smtx srw syscl usr sys wt idl 0 0 0 0 2125 100 150 0 1 1 0 0 0 1 0 99 1 0 0 3 212 103 34 1 0 1 0 746 0 0 0 100 2 0 0 3 311 153 104 1 0 1 0 294 0 0 0 100 3 0 0 0 10 1 6 0 0 1 0 4 0 0 0 100 4 0 0 14 32 8 30 2 0 1 0 894 0 0 0 100 5 0 0 0 98 87 6 0 1 3 0 0 0 0 0 100 6 1 0 0 17 1 16 0 0 1 0 45 0 0 0 100 7 0 0 7 33 4 44 0 0 1 0 259 0 0 0 100